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 Summary  1 
Summary 
This thesis focuses on the evolution of digital hardware systems. A reconfigurable platform is 
proposed and analysed based on thin-body, fully-depleted silicon-on-insulator Schottky-barrier 
transistors with metal gates and silicide source/drain (TBFDSBSOI). These offer the potential for 
simplified processing that will allow them to reach ultimate nanoscale gate dimensions. 
Technology CAD was used to show that the threshold voltage in TBFDSBSOI devices will be 
controllable by gate potentials that scale down with the channel dimensions while remaining 
within appropriate gate reliability limits.  SPICE simulations determined that the magnitude of the 
threshold shift predicted by TCAD software would be sufficient to control the logic configuration 
of a simple, regular array of these TBFDSBSOI transistors as well as to constrain its overall 
subthreshold power growth.  Using these devices, a reconfigurable platform is proposed based on 
a regular 6-input, 6-output NOR LUT block in which the logic and configuration functions of the 
array are mapped onto separate gates of the double-gate device. 
A new analytic model of the relationship between power (P), area (A) and performance (T) has 
been developed based on a simple VLSI complexity metric of the form ATσ = constant.  As σ 
defines the performance “return” gained as a result of an increase in area, it also represents a 
bound on the architectural options available in power-scalable digital systems.  This analytic 
model was used to determine that simple computing functions mapped to the reconfigurable 
platform will exhibit continuous power-area-performance scaling behavior.  
A number of simple arithmetic circuits were mapped to the array and their delay and subthreshold 
leakage analysed over a representative range of supply and threshold voltages, thus determining a 
worse-case range for the device/circuit-level parameters of the model.  Finally, an architectural 
simulation was built in VHDL-AMS.  The frequency scaling described by σ, combined with the 
device/circuit-level parameters predicts the overall power and performance scaling of parallel 
architectures mapped to the array. 
Overview 
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Chapter 1. Introduction 
“…transistor scaling is approaching its limit.  When that 
limit is reached, things must change, but that does not 
mean that Moore's law has to end.” 
 
Mark Lundstrom in [1] 
 
1.1 Overview 
f all human inventions, perhaps the most astonishing is the integrated circuit.  The first 
transistor, announced to the world on June 30, 1948, was a lump of germanium crystal 
that took its inventors more than four years to perfect.  The first commercially available planar 
integrated circuit (IC), shipped by Fairchild Semiconductor Corporation in March 1961, com-
prised one transistor, three resistors and a capacitor [2].  It was largely ignored.  To really con-
solidate the success and scalability of the IC took the development and refinement of processes 
such as masked diffusion, lithography, planar technology, isolation, high-quality oxide and epi-
taxy [3] but since then it has been a story of smaller, faster, cheaper to a point where in 2005, 
world semiconductor capacity was estimated to be more than 1.5 million wafers per week [4]—
well over seventy billion transistors per second—in a global market worth more than $1 trillion a 
year. 
This extravagant abundance has driven the emergence of the modern VLSI microprocessor in 
which vast numbers of practically identical transistor switches are interconnected to form com-
plex computational networks.  For example, in 1999 constructing the Alpha 21264 processor took 
some 15 million transistors [5].  By 2001 this had grown to 130 million in the 4th-generation 
Alpha [6].  In 2003, Intel released the Itanium® II processor with 410 million transistors on a 
single 374mm2 chip [7] and the 2005 Montecito® processor contained 1.7 billion-transistors in a 
multi-core architecture operating at 1.8GHz [8].  It has been predicted that by 2012 a CMOS (or 
more likely SiGe) chip may comprise some 1010 transistors operating at speeds in the order of 10–
15GHz [9], although this now appears unlikely due to power density constraints. 
O 
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Devices with gate lengths of less than 100nm were commercially shipped in the year 2000, signal-
ling the end of the “Microelectronics Era” and the start of the age of “Nanoelectronics” [10].  As a 
result, the International Technology Roadmap for Semiconductors (the ITRS, which focuses 
mainly on CMOS) [11] is now predicting what appears to be the end of the development path for 
silicon by 2020, when effective gate lengths are likely to be less than 5nm.  There is anecdotal 
evidence1 to suggest that funding for silicon research is already diminishing as the hunt intensifies 
for the next technology that will take the integrated circuit beyond that point.  
However, even to reach the end of the silicon roadmap the challenges will be formidable.  
Amongst a long list of technical difficulties, the ITRS identifies the following issues:  
• the rapid growth in power consumption at each successive technology node; 
• the need for new architectures to overcome bottlenecks at interconnects; 
• escalating difficulties in both lithography and fabrication, leading to spiralling costs. 
• the need for more complex structures such as SOI or dual-gate transistors to work around 
the limitations of short device channels; 
The likely nexus between power consumption and architecture has been articulated by the 2003 
ITRS as follows: “Below 65 nm, MPU designs hit fundamental walls of performance, power 
consumption and heat dissipation.…Power consumption can be managed only by careful applica-
tion of on-chip processing parallelism…the future goal of system-level design is to map a maxi-
mally parallel function to a maximally parallel implementation.…Methodologically, this defines a 
new design domain that emphasizes distributed implementation over centralized implementa-
tion;…Given such trends, standalone MPU design style will likely evolve into a sea-of-processing 
elements design style.” [12]. 
It is this link between power and parallelism, especially in the context of very fine-grained com-
puting structures built using simplified manufacturing technologies, which has been the primary 
motivation for this thesis. 
                                                          
1
 Dr. Mark Lundstrom, Purdue University, personal communication, 2003 
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1.2 Motivation and Scope  
This work is concerned with the evolution of digital hardware systems as devices scale towards 
the end of the CMOS roadmap.  Although there is a truly vast literature related to the problems to 
be overcome in order to reach this point, a number of general observations are already possible 
and these have motivated this research: 
• Although the continued scaling of conventional CMOS will eventually reach fundamental 
physical limits, forcing a move to alternative materials and structures, there is currently 
still scope in CMOS for improved performance at nanoscale dimensions. 
• Power density, both static and dynamic, will become the critical issue as device numbers 
scale that, in itself, has the potential to prevent the deployment of architectures at nano-
scale dimensions [13]. 
• Even taking into account the impact of low-κ interconnect dielectrics, transistor delay 
will continue to improve with scaling at a faster rate than wire delay.  As a result, com-
munications will increasingly replace processing performance as the limiting factor in 
computer architectures [14]. 
• The rapidly escalating costs of IC design, fabrication and test will increasingly favour 
simple, regular structures that support flexible hardware configuration and design reuse 
and that may be reprogrammed and/or reconfigured post-manufacture.  This appears to be 
inevitable for two main reasons: 
1. Foundry Overheads: as technology moves past the 90nm node, the high costs of 
establishing and running an advanced foundry as well as increasing non-recurrent 
engineering costs (mainly driven by lithography) mean higher fixed overheads on 
each chip produced. 
2. Device Reliability: The manufacture of chips at nanoscale dimensions with 100% 
working transistors will be prohibitively expensive, if not impossible.  Devices 
Motivation and Scope 
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and their interconnections will exhibit lower intrinsic reliability and increased 
variability.  To achieve reasonable yields will require flexible architectures that 
can “configure around the defects” [15]. 
• A strong case is emerging for the integrated use of reconfiguration in future nanoscale 
systems (e.g. [15-18]).  While fine-grained array-based reconfigurable systems, such as 
field-programmable gate arrays, already offer the ability to customize a device to a spe-
cific application, their limitations are well known: poor area-delay performance, high 
(relative) power consumption and large reconfiguration and routing overheads (often 
more than 10 times the area of the logic [19]) making them a poor match to dense, regular 
computational structures such as ALUs or memory.  
Based on these observations, the research described in this dissertation addresses the following 
questions: 
1. Does the escalating cost of design, fabrication and test in future nanoscale systems justify 
a re-evaluation of homogeneous reconfigurable meshes and can nanoscale electronic de-
vices offer new opportunities for developing these into low-power, low-overhead recon-
figurable systems? 
2. Can a simple, homogeneous, mesh-connected array of reconfigurable components effi-
ciently support the sort of complex heterogeneous processing organizations that character-
ize typical high-performance computer architectures? 
3. Can the scalability of reconfigurable meshes be predicted from an architectural perspec-
tive? 
4. Can reconfigurable structures of this type be made sufficiently scalable in terms of per-
formance and power such that very high levels of integration (e.g. >1011 devices) might 
be achievable? 
Thesis Statement 
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1.3 Thesis Statement 
As CMOS technology scales towards the end of the silicon roadmap, simple reconfigurable logic 
function arrays with predominately nearest neighbour connectivity will become feasible building 
blocks for scalable, low-power digital hardware. 
1.4 Research Approach 
The issues raised in the research questions above have been addressed at both a device and archi-
tectural level, reflecting the observation made by the 2005 ITRS that: “[t]hese challenges demand 
…continued mergers between traditionally separated areas of [design technology]” [11].  A 
hierarchical simulation approach has been used in this thesis work, with each simulation stage 
being used to validate the models for the next and, at the same time, being cross-checked against 
results presented in the literature, where available. 
As it is difficult to anticipate the impact of future materials and device-level discoveries, current 
predictions for highly scaled silicon devices must be considered to be speculative.  On the other 
hand, the 2005 ITRS places the end of the silicon roadmap at around 2019–2020 which at the time 
of writing is at most four scaling generations away.  Although it remains to be seen which of the 
many competing approaches will be successfully integrated into commercial CMOS fabrication 
lines, it is likely that the most plausible technology drivers (i.e., those with the highest likelihood 
of contributing to so-called “end-of-roadmap” devices) have already been described in some form 
or other.  It is therefore possible to make some realistic predictions about these ultimately scaled 
devices and the architectures that will be created from them. 
To answer the questions outlined in Section  1.2 above, this research has proceeded in four stages, 
as outlined below.  The approach and objectives are summarized in  Figure 1. 
1. Can simple CMOS logic arrays become feasible building blocks at nanoscale dimen-
sions? 
The first stage of this research involved setting up a demonstration reconfigurable plat-
form based on a hypothetical thin-body fully-depleted silicon-on-insulator transistor with 
Research Approach 
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metal-gate and silicide source/drain (TBFDSBSOI).  These were chosen to represent a 
plausible end-of-roadmap device technology.  At the time this work was undertaken, a 
small number of planar devices with silicide source/drain had already been reported in the 
literature, and a similarly small number of nanoscale double-gate silicon devices, but no 
examples had been published of double-gate silicided source/drain transistors.  Thus, the 
objective here was to characterize the likely performance of this technology and to use it 
to develop a reconfigurable test platform.  The Technology Computer Aided Design 
(TCAD) results, derived in this work from a commercial TCAD simulator 2, predict that 
the threshold voltage in TBFDSBSOI devices will be able to be controlled by gate poten-
tials that scale down with the channel dimensions and that are within appropriate gate re-
liability limits. 
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Figure 1. Research approach and objectives  
encompassing Device, Circuit and Architectural-level simulation. 
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2. Can heterogeneous processing organizations be set up using homogeneous meshes of 
reconfigurable components?  
The approximate I-V characteristics derived from TCAD simulation were used to charac-
terize SPICE models that, in turn, were used to show that the magnitude of the threshold 
shift will be sufficient to constrain the overall subthreshold power of arrays of these 
TBFDSBSOI transistors, as well as providing a mechanism to control the logic configura-
tion.  The result of this stage was the analysis of a highly regular 6-input, 6-output NOR 
LUT block in which the logic and configuration functions of the array are mapped onto 
separate gates of a double-gate device.  In this way, the array can be configured using the 
threshold shifts seen at the logic gate resulting from bias changes on the configuration 
gate.  An overall objective here was to determine how this simple array organization 
might support both combinational and sequential logic. 
3. Is it possible to predict the scalability of these reconfigurable systems at an architec-
tural level? 
An analytic relationship between power (P), area (A) and performance (T) was developed 
based on a simple VLSI complexity metric of the form: constant.AT σ =   The complexity 
metric σ defines a bound on the architectural options available in power-scalable digital 
systems.  The objective of this stage was to develop a set of metrics that could be used to 
evaluate the scaling performance of the reconfigurable array at an abstract level and to de-
termine how the threshold/supply voltage relationship of future technology might impact 
on this behavior. 
4. Can simple reconfigurable arrays scale with high performance and low power? 
For this final stage, the model developed previously was used to determine under what 
circumstances the computing functions mapped to the reconfigurable platform would ex-
hibit continuously scalable power-area-performance characteristics.  This comprised two 
interrelated levels of simulation.  Firstly, a device/circuit level simulation was created us-
ing simplified EKV transistor models [20] written in the VHDL-AMS mixed-signal lan-
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guage (i.e., VHDL with Analog and Mixed-Signal extensions [21]).  A representative 
arithmetic circuit was mapped to the array and its performance used to predict the tech-
nology-related parameters for the model designed in the previous stage.  Finally, an archi-
tectural model was built, also in VHDL-AMS, and used to predict the power-area-
performance characteristics of the reconfigurable fabric over the supply range expected 
for the remaining nodes of the CMOS roadmap. 
1.5 Specific Outcomes and Contributions 
The work reported in this dissertation has resulted in the following specific outcomes, many of 
which have been previously reported in the publications listed in Section  1.7: 
• The demonstration, by TCAD simulation, that ultra-thin body, double-gated fully de-
pleted SOI transistors will exhibit novel operating behavior that will, in turn, support 
simple reconfigurable computing meshes. 
• The specification and analysis of a regular, mesh-connected array based on the TBFD-
SBSOI devices, firstly by low-level TCAD and SPICE simulation and then via a register 
transfer level (RTL) simulation using behavioral models derived from the previous 
TCAD and SPICE work. 
• A demonstration via high level simulation that this mesh-connected array is logically 
equivalent to more complex FPGA-like organizations and will support power-scalable re-
configurable systems. 
• The development of a new analytic approach to power and energy vs. area based on a tra-
ditional architectural complexity metric of the form ATσ = K.  This defines the limits on 
the area-performance tradeoffs for architectures that will support massive area scaling. 
• The verification by simulation that architectures mapped to the array may be described by 
the analytic relationship developed between area and power/energy, and that this will 
predict their ultimate scalability. 
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Introduction  10 
1.6 Dissertation Outline 
This document is organized as follows: 
• Chapter 2 first presents an overview of the general issues that are expected to impact on 
computer architecture as devices scale to the end of the silicon roadmap.  This necessarily 
encompasses a fairly broad range of device/circuit/architecture considerations. 
• Chapter 3 focuses on the device and circuit level.  It describes and analyses the perform-
ance of a reconfigurable mesh based on thin-body, double gate silicide devices.  This 
chapter includes TCAD results that characterize the basic TBDGSBSOI devices, as well 
as the SPICE simulations describing the circuit-level performance of combinational and 
sequential devices built using a simple 6-NOR building block. 
• In Chapter 4, encompasses an architectural level analysis.  A new theoretical framework 
is described that supports the evaluation of power-area-performance tradeoffs in future 
digital logic systems. 
• Chapter 5 draws these device/circuit and architecture threads together by applying the 
analytic model of Chapter 4 to an evaluation of the scalability of the mesh-connected re-
configurable system proposed in Chapter 3. 
• Finally, an overall summary, conclusions and outline for future work can be found in 
Chapter 6. 
1.7 Publications 
The following publications have resulted directly from the work described in this dissertation. 
• P. Beckett and A. Jennings, "Towards Nanocomputer Architecture", presented at the Seventh 
Asia-Pacific Computer Systems Architecture Conference, ACSAC'2002, Melbourne, Austra-
lia, 2002. 
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• P. Beckett, "A Fine-Grained Reconfigurable Logic Array Based on Double Gate Transistors", 
presented at IEEE International Conference on Field-Programmable Technology, FPT2002, 
Hong Kong, 2002. 
• P. Beckett, "A Polymorphic Hardware Platform", presented at the 10th Reconfigurable Archi-
tectures Workshop, RAW 2003, Nice, France, 2003. 
• P. Beckett, "Exploiting Multiple Functionality for Nano-Scale Reconfigurable Systems", pre-
sented at the Great Lakes Symposium on VLSI, Washington, USA, 2003. 
• P. Beckett, "Low-Power Circuits using Dynamic Threshold Devices", presented at the Great 
Lakes Symposium on VLSI, Chicago, Il, 2005. 
• P. Beckett and S. C. Goldstein, "Why Area Might Reduce Power in Nanoscale CMOS", Pre-
sented at IEEE International Symposium on Circuits and Systems, ISCAS'05, Kobe, Japan, 
May 2005. 
• P. Beckett, “A Nanowire Array for Reconfigurable Computing”, presented at TenCon 2005, 
Melbourne,  21- 24 November, 2005.  
• P. Beckett, “A Low–Power Reconfigurable Logic Array Based on Double Gate Transistors”, 
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, accepted for publication 
February 2007. 
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Chapter 2. Scaling Issues for Future 
Computer Architecture 
“It would appear that we have reached the limits of what 
it is possible to achieve with computer technology, 
although one should be careful with such statements, as 
they tend to sound pretty silly in 5 years.” 
 
Attributed to John von Neumann (1903-1957) 
http://en.wikiquote.org/wiki/John_von_Neumann 
 
 
This chapter examines a range of issues that will impact on computer architecture as it moves 
further into deep sub-micron and ultimately the nanoscale domain.  There is a rich literature on 
the likely effect of technology scaling and the particular trends driving it.  Broadly, the issues may 
be divided into fundamental, material/device and circuit/architecture considerations.  The fact that 
many of these are interrelated and therefore cannot be considered in isolation is becoming a 
problem in itself as technology scales and many of the abstractions that have served the design 
community well in the past 20–30 years begin to break down.  The following analysis is based 
very loosely on Meindl’s hierarchy of limits [22], starting with fundamental (physical), material 
and device issues and concluding with some of the more abstract issues in nanoscale circuits and 
architectures. 
2.1 Fundamental Limits to Device Scaling 
The primary objective of any system for electronic information processing is the creation of 
controllable electron barriers [23].  The limits to maximum performance, density and minimum 
energy arise from the characteristics of these barriers and are ultimately constrained by the basic 
principles of thermodynamics, quantum mechanics and electromagnetics [22]. 
Thermodynamic Limits 
Thermal noise will exist in any electronic system operating above a temperature of absolute zero. 
Thus, at a given temperature, T, an electron has a finite probability that it will be able to transition 
over a barrier with height Eb that is given by the classic models as: 
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 exp b
B
E
k T
 ∏ = − 
 
 (2.1) 
(kB is the Boltzmann constant).  In a binary system, it is reasonable to treat a probability of 
0.5∏ =  as the point at which it becomes impossible to distinguish between one logic level and 
another (i.e. between the cases where the information-carrying electron is confined or not).  This 
leads directly to the Shannon–von Neumann–Landauer (SNL) expression for the smallest energy 
required to process a bit at temperature T: ln(2)bE kT=  ≈ 17meV at 300 K [24].  Energy transi-
tions in CMOS right now are typically in the region of 107 times greater than this.  Meindl and 
Davis [25] use this expression to compute an absolute minimum supply voltage (VDD) for an ideal 
MOS device (i.e. one with a subthreshold slope of 60 mV/decade at 300 K) of 
(min) 2( / ) ln(2)DDV kT q≈  ≈ 36 mV at 300 K.  Similarly, it was determined in [26] that a 
VDD(min) of approximately 83 mV at 300 K is necessary to maintain a logic gain (A) > 4 in a 
standard CMOS gate with a fanin of 3. 
Quantum Mechanical Considerations 
A second fundamental limit arises from quantum mechanics, or more particularly from the limita-
tions imposed by quantum mechanical tunneling through the barrier.  The (Heisenberg) uncer-
tainty in momentum corresponding to a barrier of height Eb sets a lower bound on the barrier 
width (amin) such that [24]: 
 min 2 e b
a
m E
≅
ℏ
, (2.2) 
(me is the effective electron mass and ℏ  the reduced Planck constant) which sets a minimum room 
temperature barrier width of: 
 min 1.452 ln 2e B
a nm
m k T
≅ ≈
ℏ
. (2.3) 
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The smallest transit time for an electron through this barrier results in an absolute minimum delay 
time and is derived in [23] as: 
 0.11
ln 2p b
pS
E k T
pi pi
τ = = ≈
∆
ℏ ℏ
, (2.4) 
which is (coincidentally) almost the same as the ITRS prediction for gate delay at the 2018 
(16nm) node.  In contrast, using a method based on material electrostatics, Meindl has calculated 
a slightly higher unit transit time of 0.33pS for silicon and 0.25pS for GaAs [22].   
Meindl also showed that the uncertainty in momentum leads to a bound on the average power (P) 
transferred during a switching transition (∆t), i.e., the switching transition of a single electron 
wave packet, such that: 
 2( )
hP
t
≥
∆
. (2.5) 
As the operation of all devices based on charge transport, including Field Effect Transistors plus 
all of the more esoteric technologies—Resonant Tunneling Devices, Single Electron Transistors, 
Quantum Cellular Arrays etc.—involves the charging and discharging of capacitances to change 
the height of the controlling barrier, the energy required to move the barrier is equivalent to the 
energy required to charge these control capacitances.  This energy is eventually dissipated as heat.  
Using the smallest energy dissipation given by the SNL expression (~17meV), the maximum 
power density is derived in [23] as: 
 
-21
6 2
2
min
3 x 10 J 1.2x10 W/cm
p
P
a τ
= ≈ . (2.6) 
Given that current cooling methods are limited to a few hundred watts/cm2, this power density is 
clearly too large to be physically achievable.  The inescapable conclusion is that all charge-based 
nanoscale electronic systems will be ultimately limited by power/energy density regardless of 
their implementation technology.  It is worth noting that although (2.1) exhibits an exponential 
sensitivity to temperature, cryogenic operation will not change these energy constraints as it 
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simply exchanges chip dissipation for cooling energy.  Refrigeration losses will always result in a 
substantial increase in the overall “wall-socket” power [23]. 
Electromagnetics 
Electromagnetic considerations limit the propagation velocity (v) of a pulse to less than the speed 
of light in free space so that: 
 0
L
v c
τ
= ≤  (2.7) 
where L is the line length and τ is the transit time across the line.  While the free space limit is 
independent of materials or implementation structure, the propagation of an electromagnetic wave 
across an interconnect line will be ultimately constrained by the dielectric constant (κ) of the 
material surrounding the line.  As a rule of thumb, propagation velocity is proportional to 3.3 κ , 
which is approximately 6.5ps/mm for a SiO2 with κ ≈ 3.9. 
2.2 Material Limits 
Most of the major advances in semiconductor technology over the past 50 years have been 
achieved using the same basic metal oxide semiconductor [MOS] switching element and with a 
limited number of materials (primarily Si, SiO2, Al, Cu, Si3N4, TiSi2, TiN, and W) [27].  Manu-
facturing processes have obviously improved over that period, so that feature sizes have reduced 
by four orders of magnitude while wafer areas have grown by a factor of around 600.  However, 
until the recent (2007) announcement of 45nm processes using a dual-metal gate with hafnium-
based hi-κ dielectric [28], no fundamentally new materials or fabrication processes had been 
introduced that altered the basic transistor topology ( Figure 2).  To date, there are no obvious 
successors to silicon MOS technology that offer sufficient improvements to justify their costs.  
The run to the end of the roadmap will therefore comprise increasingly difficult incremental 
improvements to MOS, such as high and low-κ dielectrics, silicon-on-insulator and multiple-gate 
topologies (see Section  2.3, below). 
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The limits imposed by materials are determined by the properties of the particular materials but 
are essentially independent of the particular structural features and/or device dimensions [27, 29].  
A key limitation to future scaling is the dielectric constant of the insulator materials used in the 
gate stack and as part of a multi-level interconnection network.  The continued use of silicon also 
imposes limits on the basic switching energy, transit time and thermal conductance as well as on 
the fluctuations caused by dopant atoms. 
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Poly 
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Figure 2. Simplified cross section of a modern MOS transistor. 
(based on [27]) 
The interface between silicon and its native oxide, SiO2, is atomically abrupt and is relatively easy 
to fabricate with small defect and charge trap densities.  It will be difficult for any alternative 
material to match these almost ideal characteristics.  To maintain good channel control, and 
restrict short-channel effects, the oxide thickness (TOX) must scale with channel length.  Various 
“rules-of-thumb” have been proposed, but it appears that roughly TOX < Lg/4 will ensure adequate 
gate control.  Gate oxide thicknesses will be ultimately constrained by quantum mechanical 
tunneling of carriers through the insulator.  The direct tunneling probability (T) for a rectangular 
barrier has an exponential form similar to that of (2.1), i.e.: 
 
2
2 *2 b OX
m qE
T
T e
 
−  
 
=
ℏ
 (2.8) 
where m* is the electron effective mass, Eb the barrier height for the tunneling particle and ℏ  the 
reduced Planck’s constant.  Thus, gate current will increase exponentially with decreasing oxide 
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thickness, TOX, resulting in excessive standby power at oxide dimensions of less than 1.0–1.5nm 
(about 5–7 atomic layers).  Further, at these dimensions the wave functions of the gate and the 
silicon substrate begin to overlap, causing scattering and reduced mobility, significantly degrad-
ing the switching performance [30].  Insulators with higher dielectric constants will allow the 
same effective electric field at a thicker TOX, thus reducing tunneling currents.  Silicon nitride (κ ≈ 
7.4) is likely to be the first hi-κ dielectric to be widely adopted in mass-production, at the 65nm 
node [31, 32]. 
2.3 CMOS Device Scaling 
CMOS has been the dominant technology in commercial VLSI systems for more than 25 years, 
during which time transistor gate lengths have shrunk from several microns to typical commercial 
dimensions of 180 to 130nm [33] and to 90–65nm in high performance systems [34].  Although 
the semiconductor industry ultimately expects to be able to scale CMOS gate lengths to a few 
nanometers [11], it is far from clear how this might be achieved.  In the near term, it is almost 
certain to exploit what the ITRS calls “enhanced CMOS” i.e., the integration of new technologies 
into the standard CMOS fabrication process ( Figure 3). 
Some early predictions (e.g. [35]) suggested that gains in FET device performance might eventu-
ally stall as the minimum effective channel length approaches 30nm at a supply voltage of 1.0V 
and a gate oxide thickness of about 1.5nm.  However, this shows no sign of occurring.  Devices 
with physical gate lengths as small as 10nm have already been built on research lines (e.g. [36-
39]) and by mid to late 2006 [40] manufacturers such as Intel, TSMC and Toshiba had success-
fully mass-produced transistors with sub-25nm gate lengths (i.e. at the 65nm node) and with core 
voltages of 1.0V.  Intel’s mass-produced 45nm transistor mentioned above was developed some 
2–3 years before the ITRS prediction for this technology, on bulk silicon rather than SOI.  The 
2005 ITRS now predicts that supply voltage scaling will tend to level out at about 0.5V for low-
operating power (LOP) and 0.7V for high performance technology.  This can be compared to the 
theoretical minimum of 2–3kT/q.  It is suggested in [41] that when devices operate within their 
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ballistic region, the optimum value of VDD increases slightly as the channel length decreases due 
to the effect of increasing static leakage power as gate length reduces, although the effect is small 
relative to the supply voltage. 
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Figure 3. Predicted evolution of CMOS technology 
(adapted from [11] and [42]). 
In order to constrain escalating power-densities and at the same time maintain adequate reliability 
margins, traditional CMOS scaling has relied on the simultaneous reduction of device dimensions, 
isolation, interconnect dimensions, and supply voltages [35].  Eventually, FET scaling will be 
limited by a combination of high fields in the gate oxide and channel plus short channel effects 
that reduce device thresholds and increased subthreshold leakage currents [43].  By 2020 the 
ITRS is predicting effective gate lengths of 7–12nm ( Figure 3) with equivalent gate oxide thick-
nesses of 5–8Å.  Beyond this point, any further performance growth will need to rely on either 
increased functional integration with an emphasis on circuit and architectural innovations, or on a 
move to a technology that is not based on the transfer of charge. 
CMOS Device Scaling 
Scaling Issues for Future Computer Architecture  19 
2.3.1 Silicon-on-Insulator 
Silicon-on-Insulator (SOI) has been suggested as a solution for many of the problems with scaled 
CMOS.  The ITRS predicts its commercial application as early as 2011.  Theoretically, small SOI 
devices do not need channel doping and can therefore be scaled to dimensions below 10nm with-
out running into problems of uncontrollable parameter variations due to the random distribution 
of dopant atoms [44].  However, difficulties in controlling device parasitics plus the need for tight 
dimensional control may sabotage potential performance gains [45].   Figure 4a shows a simple 
SOI device structure in which the thin film channel is totally isolated from the body by a thick 
oxide (the body oxide, or BOX). 
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(a) (b) 
Figure 4. Conventional Silicon On Insulator (SOI) device topology  
(a) Single-gate SOI and (b) Double-gate SOI. 
The double-gate SOI transistor ( Figure 4b) is inherently resistant to short-channel effects and can 
exhibit close to ideal subthreshold performance [46].  Ultra-thin body, fully-depleted, double-gate 
SOI has already been suggested as an effective low power technology [47] and double-gate de-
vices exhibit additional functionality that make them well suited to reconfigurable architectures.  
In particular, they can theoretically be built on top of other structures in three-dimensional layouts 
and they do not require ancillary structures such as body contacts and well structures that enlarge 
traditional CMOS layouts.  Finally, the second (back) gate offers a means of controlling the 
threshold of the logic device in a way that can used to configure the system.  This threshold 
control mechanism forms the basis of operation of the reconfigurable mesh that will be described 
in Chapter 3. 
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2.3.2 Extreme Device Scaling—Schottky Barrier MOSFETs 
The increased difficulty in maintaining low off currents (IOFF) as channel lengths scale below 
50nm has resulted in a revival of interest in Schottky barrier MOSFETs, first described almost 40 
years ago [48], in which metal silicides (e.g. PtSi, ErSi etc.) replace the heavily doped silicon 
source and drain regions ( Figure 5) [49-51].  Metal silicides form natural Schottky barriers to 
silicon substrates, acting to confine carriers and reducing or eliminating the need for impurities in 
the channel to prevent current flow in the “off” condition [52].  They exhibit several advantages 
when compared with conventional devices, including the elimination of punch-through and latch-
up as well as offering a significantly simpler processing technology.  As shown in  Figure 5, they 
are also potentially more compact than conventional CMOS due to the elimination of the well(s), 
body contacts and isolation regions. 
 
CoSi2 CoSi2 CoSi2 
n-channel p-channel 
PtSi source and drain 
 
ErSi2 source and drain 
 
field oxide 
undoped silicon substrate 
 
Figure 5. A Schottky barrier CMOS inverter  
with buried epitaxial self-planarized CoSi2 local interconnects (adapted from [49]). 
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(a) (b) 
Figure 6. DIBL mechanisms in (a) Double-gate MOSFETs and (b) Schottky barrier FETs 
showing DIBL reduction in SBFETs (adapted from [53] and [54]). 
In conventional short channel MOS devices, an increase in the drain voltage will cause a decrease 
in the built-in potential between the source and the channel resulting in increased subthreshold 
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current due to DIBL (Drain-Induced Barrier Lowering).  In contrast, the subthreshold characteris-
tics of a SB-MOSFET (including DIBL and subthreshold slope) are mainly determined by the 
barrier itself [53].  The primary switching mechanism ( Figure 6) involves a reduction in the 
thickness of the tunneling barrier between the source and channel under the influence of the gate 
potential.  It can also be seen that an increase in the drain voltage will cause both DIBL and 
Drain-Induced Barrier Thinning (DIBT) [54] effects to occur simultaneously.  The DIBL effect 
increases the thermionic current over the barrier, whereas DIBT causes a decrease in threshold 
voltage due to the thinner tunneling barrier. 
At the ultimate dimensions for this technology (i.e., gate lengths below 10nm [55]), the channels 
would effectively become undoped silicon wires with regular silicide patterns forming the 
source/drain regions.  At this scale it is conceivable for them to approach densities of 108 
gates/mm2.  However, this comes at a cost.  The overall current drive of Schottky barrier devices 
can be significantly lower than MOS due to the very high resistance of their source/drain regions 
at low supply voltages [56] although it was shown in [57] that the barrier height (and therefore the 
junction resistance) can be substantially reduced by the inclusion of a thin insulating layer at the 
metal/semiconductor contact.  Any loss in performance implied by an increased τ = CV/I would 
have to be made up either by reducing C (by using local interconnect, for example) or at other 
levels in the design hierarchy. 
2.3.3 Device Variability 
Uncontrolled variations in device performance are already critical to analog circuits and, as de-
vices move into the nanoscale domain, they will become increasingly important to digital logic.  
Three main sources of variability are considered here: global manufacturing uncertainty, local 
random fluctuations and temperature.  As scaling continues, new sources of variability that were 
negligible in previous generations will increase the local component of the total variance.  In [58] 
it is suggested that the following effects will become dominant: over/under etching of small 
geometries, proximity effects, doping fluctuations along the channel and lateral diffusion of 
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dopants between adjacent high-energy implanted wells.  To this list can be added atomic scale 
interface and line edge roughness and increased charge trapping [59, 60]. 
Traditionally, die-to-die (D2D) variation has been the primary concern although systematic 
within-die (WID) variation is likely to have a greater effect on future device scaling [61].  In 
addition, elevated operating temperatures and the presence of “hot-spots” will cause changes to 
mobility, threshold voltage and subthreshold slope across the surface of the chip.  The cumulative 
effect of all of these variations will be to cause increasingly large uncertainty in key performance 
metrics including intrinsic delay, switching threshold, noise margins and dynamic and static 
power. 
 Source/Drain 
Dopants 
Channel Dopants 
 
Figure 7. Random placement of impurities in device channel 
based on [66]. 
Doping Variability 
Variations in the number and position of channel dopant atoms ( Figure 7) can already cause 
significant intra-device variation in on-current, mobility and threshold voltage [62], and this effect 
will become more important in future devices.  For example, at a doping level (Na) of 2x1019/cm3, 
a channel of L = W = 25nm with TSI = 10nm may contain just over 100 dopant atoms.  Standard 
models based on Poisson statistics (e.g., [63]) that assume that dopant induced variability is 
roughly proportional to 1/ aN  would predict around 10% mismatch between these devices.  
However, dopant induced fluctuations contribute only part of the overall variability (e.g., < 50–
60% of ∆VTH for the studies in [64] and [65]).  Further, the simulations reported in [66] predict 
that VTH will be almost insensitive to channel doping with concentrations below 2x1018/cm3 and 
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below 1017/cm3, the standard deviation of threshold variation (σvth) due to discrete dopant place-
ment is predicted to fall to less than 7 mV. 
In [67], it was shown that, by using a single-ion implantation technique to place individual dopant 
atoms in precisely controlled locations in a transistor channel, the standard deviation of the VTH 
distribution could be reduced to a third of its value with random doping (approximately ±50 mV 
vs. ±150 mV).  Also, the shift in VTH achieved for a given implant density was about twice that of 
the random case (-0.4V vs. -0.2V) due to a lower uniform channel potential.  Rather than offering 
a solution to the problem (even the authors admit that the technique is unlikely to be appropriate 
for mass production), this result serves to clearly demonstrate the importance of channel dopant 
distribution to the characteristics of semiconductor devices. 
A rule of thumb is suggested in [68] that gives the standard deviation of the local threshold mis-
match as /OXaT WL , where W, L = active area width, length in µm and oxide thickness, TOX is 
in nanometers and a is an empirical constant.  The reported range for a is 1–2mVµm for current 
technology but it may decrease below 1 mVµm in the future.  Using ITRS bulk technology data as 
an illustration, a minimum size transistor in 65nm HP technology (Leff= 21.6nm, TOX = 1.2nm) 
might exhibit a ±3σvth spread of as much as ±170 mV.  For this reason a “constant fluctuation” 
scaling scheme has been proposed in [63], in which ¼a OXN T  is reduced at each successive tech-
nology node by a factor proportional to the feature size. 
Dimensional Variability 
As just outlined, due to the increased difficulty of scaling planar bulk devices, scaled CMOS 
structures are tending to move towards ultra-thin body SOI with channel thicknesses in the range 
of nanometers, gate oxide dimensions equivalent to a few atomic layers and undoped or lightly 
doped channels.  However, typical interface roughness values of the order of ±1 to 2 atomic layers 
(~±0.3-0.6nm) may result in significant variations in both body and oxide thickness between 
individual transistors.  Further, line edge roughness (LER) will need to be reduced to well below 
5nm to keep its effect below that of the remaining sources of uncertainty [69].  For example, the 
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quantum corrected simulations reported in [70] show that body thickness and length variations 
alone could result in one standard deviation of the threshold voltage variation (σvth) reaching 
~25 mV for thin-body SOI devices with Lg = 5nm and TSI = 2nm. 
 Figure 8 plots the sensitivity of the threshold voltage to both silicon thickness (∆VTH/∆TSI) and 
channel length (∆VTH/∆Lg) for a small number of ultra-thin-body SOI devices.  These are typical 
end-of-roadmap devices formed with intrinsic channels (e.g. ~1013–1015 cm-3), using the (metal) 
gate workfunction to set the threshold.  The data for conventionally doped S/D devices are from 
[62] and [66].  The points labelled silicide represent devices with fully silicided source and drain 
regions of the sort described in [71] that have been simulated using classical drift-diffusion mod-
els.  In this case, the source and drain are defined by the silicide/body boundary, which can be 
atomically sharp, resulting in well-defined channel lengths even under extreme scaling. 
 
Figure 8. VTH sensitivity for ultra-thin-body double gate devices (TSI as shown).   
Data for doped S/D, undoped channel devices are from [62] (Takeuchi) and [66] (Xiong) are all 
with Lg = 25nm.  Also shown are two 10nm Schottky barrier devices with completely silicided 
S/D simulated using drift-diffusion models in Atlas TCAD (silicide: Lg = 25nm and Lg = 20nm). 
As gate lengths reduce it will be necessary to reduce the body thickness to a few nanometers (e.g. 
0.5 6SI g OXT L T≤ −  [66]) in order to maintain good electrostatic control and to keep short-channel 
effects under control.  It should be noted that these simulations do not account for the effects of 
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energy quantization in thin-body devices at high electric fields.  The quantum effect on threshold 
voltage becomes non-negligible when the surface electric field of the inversion layer (ES) is 
> 105V/cm and beyond ES = 106V/cm, ∆VTH may exceed 200 mV due to quantum effects [37].  
Techniques such as retrograde [72] or super-halo doping profiles [73] have been proposed to 
minimize these effects in bulk devices. 
Based on the ∆VTH/∆Lg and ∆VTH/∆TSI figures for the 10nm silicide device and assuming that the 
ITRS targets for interface and line-edge roughness can be met, we may reasonably expect that a 
threshold variability figure in the range ±15–25% of VTH could be achievable in the long term.  
This is consistent with the relative variations found in [66] and [74], and will be used in the analy-
ses in the following chapters.  For example, the 20nm symmetric FinFET simulations reported in 
[66] were much better than this, with a 30% variation in the relative gate oxide dimensions re-
sulted in only minor changes to VTH (~3 mV) and subthreshold slope (< 1 mV/dec.). 
Temperature Induced Variability 
The main temperature dependant device parameters of interest here are the threshold voltage, VTH 
and subthreshold slope, S  [75].  Mobility is also affected but with VDD < 1V, the fall in VTH given 
by ∆VTH = VTH0 - κ∆T tends to dominate the effect of mobility degradation.  The temperature 
coefficient, (κ, currently about 1–2 mV/K [76]) is a function of doping density and will therefore 
tend to diminish with reduced channel doping in future technology generations.  This idea is 
reinforced by  Figure 9, which is based on data from [77] that assumes a 5x increase in IOFF at 
successive generations.  The data in  Figure 9 have been normalized to their room temperature 
values at 250nm and show the expected reduction in temperature sensitivity at future nodes.  
Calculating the equivalent shift in threshold voltage as 2 1ln( / )TH t OFF OFFV nV I I∆ ≈ , where the 
superscripts (1 and 2) represent successive technology nodes, and ignoring any subthreshold slope 
change, the equivalent ∆VTH falls from around 1.5 mV/K at the 250nm node to less than 70 µV/K 
at the 45nm node, implying that temperature-induced variability will become a much smaller 
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component of overall variability as technology moves towards the end of the CMOS roadmap 
(although, clearly, the absolute value of IOFF will remain an issue). 
While the interaction between temperature and device performance is complex and technology-
dependent, it may be collapsed to a simple empirical model relating maximum operating fre-
quency (FMAX) to temperature [78]: 
 
-a
MAXF T∆ ∝ ∆  (2.9) 
where T = temperature and 0.5< a <0.75 is an empirically derived exponent.  Here, FMAX takes its 
conventional definition of the maximum clock frequency that can be achieved without violating 
internal setup and hold times.  
 
 
Figure 9. Leakage current temperature characteristics  
from 250nm down to 45nm, IOFF normalized to 30°C at 250nm.  Data from [77]. 
This model predicts that at around room temperature, the operating frequency will fall only mod-
estly with increasing temperature.  For example, a rise from 300 K to 350 K will reduce the oper-
ating frequency by around 10% (given a = 0.63).  Various studies (e.g., [79]) have found intra-die 
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temperature gradients of this order in high-performance processors.  By contrast, subthreshold 
slope ( / ) ln(10)S nkT q=  is directly proportional to temperature. Thus the same temperature 
gradient would cause an initial subthreshold slope of 65 mV/dec. to rise to ~75 mV/dec., implying 
an increase in subthreshold current of more than an order of magnitude. 
2.4 Interconnect Scaling Limits 
The propagation of a voltage down a generalized wire can be described by the Telegrapher’s 
Equation: 
 
2 2
2 2
V V VRC LC
tx t
∂ ∂ ∂
= +
∂∂ ∂
 (2.10) 
where x is the distance along the wire, t is time, V is voltage, and R, L, and C are the distributed 
resistance, inductance and capacitance per unit length, respectively.  At low frequencies, the first 
term on the RHS of (2.10) dominates and the wire behaves as a distributed RC network.  As the 
frequency increases, the second term becomes significant, allowing for the propagation of an 
electromagnetic wave.  As a result, the maximum phase velocity will be given by the speed of 
light in the dielectric that surrounds the interconnect line and this (as opposed to group velocity) 
will determine the signal propagation delay in high-speed transmission line systems. 
Transmission Line Considerations 
From conventional transmission line theory, the overall delay from the output of a driving gate to 
the input of its load will be minimal if the output resistance of the driver equals the characteristic 
impedance of the interconnect line, 0 /Z L C= , and the total resistance of the line is small com-
pared with Z0.  However, this is rarely the case in CMOS, and will become increasingly less so as 
device dimensions decrease.  This can be seen in Table 1, which compares the effective output 
impedance of a unit square transistor using high-performance data from the ITRS [11] 
with 0 /Z L C=  for a copper Metal 1 layer at the same technology node.  In this case, the effec-
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tive output resistance is taken to be (min) / ( )ON DD DR KV I sat= , a first-order approximation to its 
lower bound. 
In [81] the empirical constant (K) is given a range from 0.69–0.83 for 250nm down to 50nm.  
Assuming that it can be linearly extrapolated, K will be approximately 0.95 at the ITRS scaling 
limit.  The characteristic impedance is estimated by applying representative data from [80] to the 
interconnect topology of  Figure 10 and assuming that the dielectric constant will progressively 
reduce to about 1.7 by the end of the ITRS.  It is evident that the effective output resistance is 
likely to remain remarkably constant (in the range of 10–20KΩ) across technologies and over the 
remaining years of the roadmap.  Similarly, the characteristic impedance of the lowest intercon-
nect layer will remain in the range 100–150Ω. 
Table 1 Comparing Minimum Effective Output Resistance (RON) to Estimated Z0 of M1 
for some High Performance Technologies from the ITRS. 
Year 
HP 
Technology 
LDrawn 
(µm) VDD
ID (sat)  
(µA/µm) 
RON (min)   
Ω 
Z0 (M1) 
Ω W/L
2004 Bulk 0.090 1.2 1024 1.3E+04 94 138 
2007 Bulk 0.065 1.1 1197 1.4E+04 112 126 
2010 SOI 0.045 1.0 1812 1.2E+04 120 102 
2013 SOI 0.032 0.9 2212 1.3E+04 126 101 
2016 DG 0.022 0.8 2763 1.3E+04 132 99 
2019 DG 0.016 0.7 2677 1.7E+04 146 115 
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Figure 10. Interconnection capacitance model 
(from [80]). 
Interconnect Scaling Limits 
Scaling Issues for Future Computer Architecture  29 
The final column in Table 1 represents the width to length ratio that would be required to achieve 
RON = Z0.  This is consistently an order of magnitude greater than expected for a typical gate 
driving a local interconnect line.  Although many researchers argue that a complete model of 
interconnect delay must include inductance, and by implication Z0 (e.g. [82-86] ), it can be seen 
from Table 1 that this will only be important to delay calculations where very low impedance 
drivers are used to drive long interconnection lines.   In all other cases, the simple RC delay will 
be the dominant effect. 
Crosstalk Issues 
The mutual inductance and capacitance between lines will impose increasingly severe limits due 
to crosstalk.  Its importance can be gauged using the approximate expression for normalized peak 
capacitive cross-talk noise (Vn/VDD) developed in [87]: 
 ( )
4
n
GND M
DD
V
C C
V
pi 
≈ + 
 
 (2.11) 
where CM is the mutual capacitance between adjacent interconnects and CGND is the capacitance 
between interconnect and the ground plane.  In  Figure 11, the curve for a conventional wire is 
derived using the simplified capacitance model of  Figure 10.  This is based on ITRS predictions at 
the (2019) 16nm node for minimum conductor width (W = 16nm), thickness (h = 32nm) with a 
best-case height above ground plane (t = 48nm) and plots CR = /n DDV V  vs. the separation be-
tween adjacent conductors (S).  Under these conditions, crosstalk would reach approximately 33% 
at a separation equal to the minimum contacted local metal pitch (MP = 3.17 x drawn feature 
size).  On the other hand, constraining crosstalk to a more reasonable figure (e.g., around 25%) 
would require a separation of at least 4 x feature size (i.e. around 64nm).  Thus, while the mini-
mum contacted local metal pitch represents an absolute minimum dimension imposed by lithog-
raphy constraints, the ultimate minimum separation may have to be larger (by ~20% in this exam-
ple) to accommodate signal integrity constraints. 
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The second set of curves in  Figure 11 show the results of applying (2.11) to the cross-bar structure 
described in [88], comprising ~30nm wires on a 60nm pitch (i.e., S = 30nm).  The ground-plane 
separations were experimentally set to 50nm, 25nm and 10nm.  As expected, the ground-plane 
insulator thickness is critical to achieving the objective of high density, low-noise interconnects.  
For example, to limit the crosstalk to less than 25% of VDD these crossbar wires would have to be 
positioned less than 25nm (< S) above a ground plane.  On the other hand, inductive crosstalk is 
unlikely to be an issue at any stage.  Using the approximate crosstalk models in [89], the high 
impedances and short lengths of nanowire interconnections imply that signal edge rates would 
have to be in the order of 1014V/sec before inductive crosstalk could become a serious problem. 
 
Figure 11. Crosstalk ratio (CR = Vn/VDD) vs. interconnect separation (S)  
for a 16 x 32nm wire and 32nm with Ground-plane height h =10, 25 and 50mn as shown.   
The vertical dotted line is at F = 3.17x16nm≈51nm = minimum contacted local metal pitch. 
2.4.1 Interconnect Delay Scaling 
The physical scaling of interconnections into the nanometer regime will face many technical 
challenges.  Davis et al. [85] list a number of major problems such as resistivity degradation, 
material integration issues, high-aspect ratio via and wire coverage, planarity control, and reliabil-
ity problems due to electrical, thermal, and mechanical stresses in a multilevel wire stack.   At a 
basic level, the wiring delay problem is simple to articulate: as interconnection width and thick-
ness decrease, resistance per unit length increases, while as interconnections become denser (and 
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oxide layers thinner), capacitance also tends to increase [90].  For example, if the RC delay of a 
1mm metal line in 0.5µm technology is 15ps then at 100nm (in the same materials) the delay 
would be 340ps [91].   
A common rule-of-thumb used in commercial designs is to insert a buffer wherever the intrinsic 
gate delay equals the RC time constant of its wire. This is the so-called drive distance at which 
the signal propagation speed is considered to be optimal [92].  Even assuming that wire technol-
ogy stays the same, the combination of the thinner wires and thinner field oxides in advanced 
process technology will increase a wire's RC time constant per unit length, as identified in the 
previous section.  This is equivalent to saying that to achieve a constant RC value the wire length 
must decrease as technology advances.  At the same time, intrinsic gate delay is falling and thus 
drive distance will decrease at a rate set by the product of the two.  As a result, the distance and 
number of gates that may be considered "local" i.e., that are directly reachable by a signal in a 
single gate delay, is rapidly shrinking, and so using this rule would require an increasing number 
of buffers just to implement the design.  For example, under the assumptions of [92] at the 100nm 
generation, only 16 percent of the die was predicted to be reachable within a single clock cycle. 
More detailed analyses of scaled wires in [93] and [94] have identified two distinct performance 
regions.  For short connections (those that tend to dominate current ASIC wiring), the ratio of 
local interconnection delay to gate delay remains very close to unity so that interconnection delay 
closely tracks gate delay with scaling.  On the other hand, global wiring tends to increase in 
length with increasing levels of integration, implying that the interconnection delay of these wires 
will increase relative to intrinsic gate delay.  Sylvester and Keutzer [91] concluded that the scaling 
of global wires will be increasingly unsustainable below about 180nm due to the rising RC delays 
of scaled-dimension conductors.  As interconnect delay appears to be tolerably small in blocks of 
50 – 100,000 gates, they argue for hierarchical implementation methodologies based on macro-
blocks of this size.  Their results could equally be used to support a case for flat, locally connected 
organizations. 
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An estimate of the interconnect delay can be derived using the empirical formula developed by 
Fisher and Nesbitt [95]: 
 tint = RoCT +0.4((RwCw)1.6 +(tof)1.6)1/1.6 +0.7RwCg  (2.12) 
where Ro is the output resistance of the device, CT is the total line capacitance driven by the gate 
(= Co+foCg+CW, fo = fanout, Rw and Cw relate to the wiring and Cg is the load gate capacitance).  
The time of flight (tof ) could fall to ~4.9ps/mm with K = 2.2 and will therefore remain compara-
tively small for local connections.  Thus, if tof is ignored, (2.12) simplifies to three terms:  
 int ( ) 0.4 0.7o o g W W W g Wt R C foC C C R C R= + + + + . (2.13) 
While the actual RC values clearly depend on the particular implementation technology, it is 
possible to derive some comparative insight using published as well as predicted data.   Table 2 
presents some examples with estimates of the output resistance and gate capacitance for the 
following three plausible ultimately scaled devices: 
1. An end-of-roadmap double-gate silicon transistor [96] with metal gate, physical length = 
5nm, W/Lg = 3:1; 
2. The Metal-Insulator Tunneling Transistor described in [97, 98], based on a Ti/TiOx tun-
neling barrier and representing a simplified manufacturing technology;  
3. A high performance Carbon Nanotube device with ~100nm gate length, 1.4nm tube di-
ameter, Al2O3 gate dielectric (κ = 9.4) and thickness TOX = 1.5nm [99], representing an 
advanced and (to date) completely speculative technology. 
The last row of the table includes the RC figures derived from [80] for copper-based interconnects 
based on the dimensions described in  Figure 12 using κ = 2.2.  The general trend of the resulting 
interconnect delay is shown in  Figure 13.  This approximate analysis illustrates that, regardless of 
technology and even at line lengths below 1µm, interconnect delay has the potential to become 
significantly greater than the intrinsic gate delay. 
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Figure 12. Example interconnect topology 
 
Table 2 Estimated RC values of some potential implementation technologies 
Device [reference] Ro (on) (Ω) Cg (aF) 
DG silicon (VGS=1.2V) MASTAR [96] 1.2x104 5.1 
MITT (2nm SiO2 gate insulator) [97] 5x109 0.0265 
Carbon Nanotube (p-type, ∅=1.4nm) [100] 1x105 ~0.2 
Cu M1 local interconnect [80] 2.75x104 
(Ω/mm) 
80 
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Figure 13. Estimated interconnect delay based on 10nm technology 
 
At future (gigahertz) operating speeds, it is likely that both time-of-flight and signal attenuation 
will impact on the performance of long interconnect lines and will not be able to be ignored.  As 
both of these depend on the dielectric constant of the propagation material, their solution will 
require significant changes to processing technology.  For example, [101] describes a process that 
uses a gas-isolated, high-k gate dielectric, metal-gate, metal-substrate SOI scheme with thermally 
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conducting through-holes to reduce temperature variations and increase interconnection reliabil-
ity.  This complex, aggressive fabrication scheme contrasts markedly with the simplified self-
assembly mechanisms proposed by advocates of chemically self-assembled techniques (e.g. 
[102]).  A simpler solution would be to eliminate long interconnection lines from the architecture. 
2.5 Performance Modeling in Advanced CMOS 
The analyses undertaken later in this work depend on a number of simplified I-V models for 
advanced transistors.  In particular it is assumed that the general form of the saturation drain 
current equation developed for DSM by Chen et al. [103] will remain valid to the end of the 
roadmap.  This section looks briefly at this assumption and also on the general relationships 
between subthreshold slope, threshold voltage, saturation drive current and propagation delay. 
2.5.1 Saturation Drain Current Models 
The simplified saturation drive current equation developed for DSM in [103] is given by: 
 
0.5 0.8( ) ( ) ( )D S g OX THI sat f R WL T V V α− −≈ −  (2.14) 
where W is the gate width, Lg its physical gate length and TOX the gate oxide thickness.  The term 
( )Sf R is related to the series resistance of the source/drain and will be small in the mesh configu-
rations studied in this thesis.  It will be ignored in all of the following analyses.  In (2.14), V is the 
gate voltage VG but is assumed to be very close to VDD for CMOS i.e. VG changes in lock-step 
with VDD.  In this form, Chen’s simplified model is very similar to the (now classical) alpha-law 
model of Sakurai and Newton [104] where the exponent α describes the degree to which the 
transistors are velocity saturated [105].  Chen suggests a value of about 1.25–1.3 for current 
technology, but α has been progressively decreasing from around two in long-channel, micron-
level devices (equivalent to the original Shockley MOS equation) and may approach unity in 
ballistic nanoscale technology [106]. 
To demonstrate this effect and at the same time validate this simplified model under future 
technology assumptions, a number of simulations were performed using the models built into the 
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ITRS predictive tool MASTAR (v4.1.0.5, 2005) [96] as well as using the 2D thin-body quantum 
device simulator nanoMOS3.0 available at http://nanohub.org [107].  Figure 14 shows the 
relationship between the gate overdrive (VG-VTH) and ID(sat) for a bulk device with its supply set 
to 1.2V, 1.0V and 0.8V as well as a medium term DG-SOI device (~2011, VDD = 1V) and finally 
an end-of-roadmap (2020) thin-body SOI transistor (VDD = 0.7V).  These three are MASTAR 
models.  In all cases, the overdrive has been normalized to its maximum value so that the slopes 
are easier to compare.  In the bulk case, the channel doping was adjusted to set a range of 
threshold voltages between 160 mV and 240 mV at the supply voltages shown.  The SOI devices 
exhibit low channel doping so, instead, the gate workfunction was adjusted to set the same 
threshold range. 
 
Figure 14. ID(sat) vs. normalized gate overdrive (VG-VTH)  
for a number of advanced transistor models to 2020. 
In all cases the slopes in  Figure 14 closely follow ( )G THV V α−  with α ranging from ~1.3 in bulk 
technology down to 1.07 in the advanced thin-body SOI device.  A similar device simulated at 
VDD = 0.5V using nanoMOS (with quantum ballistic models) exhibits α ≈ 1.1, implying that the 
MASTAR models slightly over-estimate ballistic performance towards the end of the roadmap 
where increased scattering will prevent truly ballistic performance [108].  In any case, these 
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experiments do indicate that it is safe to assume that the simplified form of 
(sat) ( )D DD THI V V α∝ −  will be valid to 2020, by which time α is likely to have fallen to around 
1.05–1.1. 
2.5.2 Subthreshold Current Models 
Static leakage current is predominately a function of the threshold voltage and sub-threshold slope 
[109].  In bulk CMOS, there is a contribution from the reverse-biased diode junction at the 
drain/substrate junction, but it tends to be small and will disappear with a move to SIO technology 
to be replaced by the quantum mechanical tunneling of carriers through the source-to-drain barrier 
[110].   
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Figure 15. The general impact of shifts in transistor characteristics. 
 
One of the major challenges of nanoscale CMOS will be the control of subthreshold slope, S.  The 
fundamental limit for S in bulk CMOS is approximately 60mV/decade, which puts an ultimate 
limit on the ratio of ION/IOFF at small values of supply voltage.  Although it is theoretically possi-
ble for double gate devices to closely approach this figure, all such devices built to date have 
tended to exhibit slopes greater than 100 mv/decade.  In ultra-thin-film double gate devices, the 
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subthreshold slope (when the back surface is in depletion) depends largely on the relative gate 
oxide thicknesses [111]: 
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 (2.15) 
where Cit, COX and CSI are the capacitances of the interface traps, gate oxides and the silicon 
(channel) film respectively and the subscripts (1 and 2) indicate the front and back surfaces.  
Thus, if the thicknesses of the front and back gate oxides are approximately equal, (2.15) reduces 
to a constant of around 115 mV/decade, consistent with experimental values of S observed to 
date. 
As illustrated in  Figure 15, reducing IOFF can be achieved by any combination of: reducing S (to 
its limit), increasing VTH (within the constraints imposed by reducing VDD) or reducing both ISAT 
and IOFF in the same ratio, effectively shifting the entire curve downwards.  It is interesting to note 
here that technologies such as silicon nanowire (e.g. [112]) and Schottky barrier will exhibit just 
this sort of high impedance (low ID(sat)) and as a result may be well suited to the trade off be-
tween operating frequency and leakage power. 
2.6 High-Level Technology Drivers 
In [113], Claasen defines technology as a composite function made up of a number of exponen-
tially varying parameters that have improved over the past 25 years by factors roughly between 
102 and 108 (Table 3), although as even Gordon Moore himself acknowledges, “no exponential 
lasts forever” [114].  However, as the performance of the “canonical” machine could be said to 
still be a factor of 1040 away from the theoretical limits of computing power [115], obviously 
there is scope for improvement.  This section examines some of these higher-level design and 
technology issues to determine how they might impact future computer architectures. 
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Table 3 Approximate technology scaling with time (adapted from [113]) 
Parameter Time  
Dependence  
Approximate  
coefficient 
Approx. 25  
year scaling 
Computing power (IPS) exp(c1t) c1 : 0.33/year 4x103 
Solid-state memory  exp(m1t)  m1: 0.28/year 1x103 
Computing Speed exp(s1t) s1: 0.75/year 1x108 
Dynamic Power exp(-p1t) p1: 0.2/year 1x10-2 
Magnetic Storage Size exp(m2t)  m2: 0.32/year 3x103 
Storage Speed exp(s2t)  s2: 0.75/year 1x108 
Storage Price/Mb  exp(-p2t )  p2: 0.70/year 3x10-8 
Software Size exp(c2t) c2: 0.31/year 2x103 
 
2.6.1 Reconfigurable Hardware 
Reconfigurable organizations are important to hardware system designers because they offer a 
way of achieving performance and efficiency by matching algorithmic constructs with the appro-
priate architectures [116].  Reconfiguration provides an even greater marketing edge as the life-
time of digital consumer products becomes shorter.  A typical product life-cycle is now character-
ized by a shorter start-up period, an earlier and higher manufacturing peak and a faster end-of-
lifetime decline.  Reconfigurable products are a good match to these characteristics as they can be 
developed quickly and may be updated and/or upgraded during their lifetime in the field. 
Field Programmable Gate Arrays 
The traditional approach to reconfiguration, in FPGAs for example, has been to build separate 
areas of programmable logic gates and interconnection blocks from transistors and to manage the 
two resources more-or-less separately during the configuration process.  Therefore, much of the 
work on these platforms has been directed towards answering the questions: “how much of each 
and in what form?” (see, for example, [117-119]).  This is largely because reconfiguration always 
imposes a cost – it increases the area and power while reducing the performance of a system 
compared to purpose-built solutions3.   
When Field Programmable Gate Arrays (FPGAs) were first introduced they were primarily con-
sidered to be just another form of (mask programmed) gate array, albeit without the large start-up 
                                                          
3
  In [120], Hauck proposes the “law” of FPGAs vs. ASICs: “for any FPGA-based application, there is an ASIC 
implementation of the system that is AT LEAST as fast, dense, power-efficient, and cheap in (very) high volumes as 
the FPGA based solution”. 
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costs and lead times.  Since then FPGAs have moved beyond the simple implementation of digital 
(“glue”) logic and into general purpose computation.  Although offering flexibility and the ability 
to optimize an architecture for a particular application, programmable logic tends to be inefficient 
at implementing certain types of operations, such as loop and branch control [121].   
 
Figure 16. Basic FPGA architecture  
 (adapted from [124]) 
General-purpose FPGAs (e.g.,  Figure 16) are typically “fine grained” in that their logic blocks are 
mostly small, ranging from 2-input function generators to multiple 4-input Look-up Tables 
(LUTs).  These organizations provide good support for irregular functions such as random logic 
but are widely considered be too generic in that they impose high routing and configuration 
overheads on regular elements such as adders, multipliers and shifters [122, 123].  This has been 
one reason for the move towards more “coarse-grained” (e.g., platform) structures, where the 
basic logic elements are multi-bit functional blocks (multipliers, ALUs etc.).  
In many ways the “coarse-grained” versus “fine-grained” arguments for reconfigurable computing 
are reminiscent of the CISC vs. RISC debate [125].  This latter argument was largely about how a 
mapping from high-level language to machine code could be best achieved.  Would it better to 
provide “solutions” i.e., complex features in the ISA that a compiler could use, or would a better 
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way be to provide “primitives” from which more complex instructions could be built?  Many of 
the same arguments are now re-emerging, this time related to the hardware mapping process.  
Now the questions tend to be: what is the most appropriate grain size for general purpose systems 
[120]; and will high configuration and routing overheads [19] always favour coarse-grained 
architectures that provide operator-level configurable functional blocks and/or word-level data 
paths [122] over fine-grained organizations offering only logic primitives and interconnect from 
which these blocks can be built? 
If the debate was to be based only on current FPGA organizations, then it might be said that the 
argument has already been fought and won: by coarse-grain style architectures [122].  A large 
number of platforms based on reconfigurable data path units of various granularities have been 
proposed along with a range of synthesis tools (e.g. [126], [127], [128], [129]) while, increas-
ingly, commercial FPGA vendors are producing hybrid architectures incorporating both standard 
microprocessors and reconfigurable logic on the one chip.  Examples include the Virtex-II Pro 
“platform FPGAs” from Xilinx [130] and the “Excalibur” series from Altera[131]. 
 
Figure 17. Cyclical semiconductor trends- Makimoto’s Wave 
(adapted from [132]). 
The so-called “Makimoto’s wave” ( Figure 17) [132] describes an empirical observation that the 
semiconductor business has tended to swing between standard and custom products in roughly 
10-year cycles.  Starting in 1957, the discrete transistor dominated semiconductor production.  
Then around 1967 production moved towards custom ICs for consumer products (televisions, 
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radios, clocks etc.) and another ten years later standard memories and microprocessors became 
dominant.  Custom logic, Application Specific Integrated Circuits (ASICs), and systems-on-chip 
emerged in 1987 and by 1997 the FPGA had started to take market share away from ASICs and 
standard microprocessors. 
According to this prediction the “next wave” (to commence as early as 2007) will see fine-grained 
FPGAs replaced by custom-programmable logic and configurable “platform” systems such as 
structured ASICs.  This prediction appears to be based on a perception that platform systems will 
exhibit the same economies of scale that, for example, drove the original shift from custom LSI to 
standard microprocessors.  Certainly, the same tension will exist between programmability (or 
configurability in this case) and architectural flexibility that allowed fine-grained FPGAs to 
capture at least part of the commodity microprocessor market. 
For FPGAs using deep DSM technology, interconnect and wiring delays are already the dominant 
factor in the total delay figure [133], typically accounting for as much as 80% of the path delay 
[19].  As devices scale, the effect of distributed resistance and capacitance of both programmable 
interconnect switches and wiring will become worse.  De Dinechin [119] has estimated that, if the 
general organization of FPGAs stays the same, their operating frequency will only increase O(λ½) 
with reducing feature size (λ), leading to an widening gap between their performance and that of 
custom hardware.  Indeed, ASIC designers face essentially the same problem and, as a result, 
future interconnect architectures are likely to include “fat” (i.e. un-scaled) global wires plus 
careful repeater insertion [91].  This observation has led some researchers to propose the idea of 
pipelining the interconnect as well as the logic [134], [135]. 
Studies of commercial FPGAs [117] have demonstrated that logic clusters are typically config-
ured with more routing inputs than are strictly necessary and that these, in turn, have more con-
figuration bits than necessary [136].  This contributes to the fact that 80–90% of the area of a 
typical FPGA is occupied by the interconnect switches and wires while most of the remaining 
area goes into configuration memory.  The actual logic function occupies only a few percent of 
the area in a typical device [19].  A final observation about FPGA geometries is that their compo-
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nents tend to be intrinsically large, with the area of a “typical” 4-input LUT (4-LUT) including its 
programmable interconnect and configuration memory estimated in [19] to be roughly 6x105 λ2.  
The logic density of FPGAs is therefore likely to be limited even at very small feature sizes. 
Structured ASICs 
The emerging “Structured ASICs” [137] attempt to achieve faster and cheaper implementations 
using a predefined arrangement of late-stage mask-customizable logic and pre-diffused macros 
and IP blocks, albeit most often targeting a specific market segment (such as mobile and wireless 
applications).  As such, they fit between standard cell ASICs with their long development times, 
high manufacturing costs but low per unit costs, and commodity FPGAs that have low design 
costs and short lead-times but also high per-unit costs and restricted design size, complexity, and 
performance. 
 
Sea-of-Tiles 
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Embedded 
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Figure 18. The Structured ASIC concept 
(from [137]). 
Although a number of alternative architectures have been proposed [138], most tend to be built 
around an array of tiles or modules that, in a similar manner to the logic blocks in an FPGA, 
contain a small amount of generic logic often including one or more registers.  Tiles are then 
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replicated across the surface of the chip ( Figure 18).  The tile logic may be augmented with a 
small amount of local RAM in some organizations. 
A key difference from FPGAs is that Structured ASICs also typically contain additional prefabri-
cated elements, such as configurable general-purpose I/O, microprocessor cores, gigabit trans-
ceivers and embedded (block) RAM.  However, all of these elements are increasingly found in the 
newer so-called “Platform FPGA” systems [130, 139] so that, in reality, the Structured ASIC is 
simply one further member of a continuum of products that includes fabrics such as platform 
ASICs, array-based platforms, cell-based platforms, embedded FPGAs through to standard prod-
ucts embedded in FPGAs.  All of these will offer features to support a particular market segment.  
As a result, future computer architectures may well be market application driven [140], with the 
characteristics of each market segment resulting in its own optimized micro-architecture.  Finally, 
the resulting increase in design complexity is also likely to force a jump to the next level of design 
language abstraction, such as SystemC [141] or SystemVerilog [142]. 
Integrating Reconfigurable Hardware 
A consensus appears to be emerging that most future systems will need to include some form of 
reconfigurable hardware [143].  Just as for previous decisions about FPGA granularity, there 
remain unresolved issues of built-in hardware functionality vs. mapping efficiency within a par-
ticular application domain.  This is one issue that has motivated the research reported in this 
dissertation.  If the area and performance overheads of reconfiguration can be reduced then fine-
grained structures would offer a much more general solution and the “wave-after-next” could see 
a swing back to flexible, fine-grained computing platforms. 
Reconfigurable hardware can be used in a number of ways: as a reconfigurable coprocessor unit 
that provides reconfigurable functional units either within a host processor or as an attached 
reconfigurable processor in a multiprocessor system; or as a loosely coupled external standalone 
processing unit [144].  One of the primary variations between these architectures is the degree of 
coupling (if any) with a host microprocessor.  For example, the OneChip architecture [145] inte-
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grates a Reconfigurable Functional Unit (RFU) into the pipeline of a superscalar RISC.  The 
reconfigurable logic appears as a set of Programmable Function Units (PFU's) that operate in 
parallel with the standard processor.  The Berkeley hybrid MIPS architecture, Garp, [146] in-
cludes a reconfigurable coprocessor that shares a single memory hierarchy with the standard 
processor, while the Chimaera system [147] integrates reconfigurable logic into the host proces-
sor itself with direct access to the host’s register file. 
2.6.2 Reliability and Defect Tolerance 
The probability of failure for transistors in current CMOS manufacturing processes range from 
10-9 to 10-7 [149] and it appears unlikely that currently available processes will support defect-free 
device structures at sub-100nm dimensions [150].  Thus any architecture built from large numbers 
of nanoscale components will necessarily contain a significant number of defects and an under-
standing of the role of these defects and how they affect yield will be important to future architec-
tures.  For example, it is shown in [149] that it is theoretically possible to produce working sys-
tems with defect rates as high as 10-5 to 10-4 if reconfiguration is used to bypass them.  Existing 
static fault mapping techniques (such as are used in hard disk systems, for example) may repre-
sent a good starting point but ultimately, built-in self test (BIST) may be necessary to maintain 
system integrity in the presence of soft–errors and noise.  There have been some initial studies 
into how to optimally configure BIST in an extremely large cellular arrays [151] but no general 
solutions have been developed as yet. 
A closely related issue is the reliability of nanoelectronic technology over its operating lifetime.  
The reliability curve developed for ULSI logic in [148], based on the assumption that a single 
gate failure results in the failure of the entire system ( Figure 19), indicates that at gate densities in 
the order of 107 almost half of systems can be expected to have failed within 10 years.  Extrapo-
lating these curves for transistor densities in the order of 109 (and assuming an average of five 
transistors per gate) implies that 90% of systems will have failed within about 1.3 years.  To 
maintain the same reliability as a one million gate chip would require an error rate in the order of 
10-16/hour-gate, four orders of magnitude better than current technology.  As a result, future 
High-Level Technology Drivers 
Scaling Issues for Future Computer Architecture  45 
architectures will certainly need to be dynamically defect tolerant, with an ability to find defects 
as they develop and to reconfigure around them [152]. 
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Figure 19. ULSI reliability curves  
(adapted from [148]) 
Testing will also represent a major issue in nanoelectronic systems.  Testing can already account 
for up to 70% of the total costs of production in 0.25µm CMOS ASICs [12], and this figure will 
become worse at higher densities.  Techniques such as run-time self-test will therefore be increas-
ingly important in the nanocomputer domain. 
Defect Tolerant Architectures 
As identified previously, defect tolerant architectures will be the only way to economically build 
computing systems with hundreds of billions of devices because any system using nanoscale 
components of any technology will contain significant numbers of defects.  One example of an 
existing defect tolerant custom configurable system is the Teramac [153, 154].  The basic idea 
was to build a system out of cheap but imperfect components (FPGAs in this case), find the 
defects and configure the available good resources using software.  The high routability of the 
Teramac is based on the availability of excessive interconnections due to its "fat-tree" routing 
configuration.  However, it is possible that current methods for detecting defects such as those 
used in Teramac will not scale to devices with 1010 configuration bits [155].  Thus, novel parallel 
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defect mapping techniques will need to be developed, possibly built-in and coupled with self-
configuration mechanisms of the type suggested by [156] or [157]. 
"Embryonics" [158] is a biologically inspired approach that aims to produce highly robust inte-
grated circuits with self-repair and self-replication properties.  In this case, the reconfiguration 
algorithm is performed on-chip in the form of an "artificial genome" containing the basic configu-
ration of the cell.  Its fault tolerance relies on fault detection and location via built-in self-test plus 
an ability to bypass faulty cells and to substitute spare cells in their place.  However, the simplis-
tic system employed (substituting entire columns of cells if just one cell is faulty) is not likely to 
scale successfully, due in part to the need to predetermine the number of standby logic cells that 
might be required in a typical implementation. 
While the various demonstration systems have their limitations, they do illustrate that it is possi-
ble to build a computer system that contains defective components as long as there is sufficient 
communication bandwidth to support the discovery and use of working components plus the 
capacity to perform such a rearrangement of working components. 
2.6.3 Issues in Design for Manufacture 
It is fairly safe to predict that scaling in silicon will continue as long as the incremental perform-
ance gain per incremental cost incurred is greater than it would be for any alternative technology 
[159].  However, silicon manufacture will become more difficult with each successive reduction 
in feature size, and it is virtually impossible to forecast just when the “tipping point” will occur 
that makes any specific alternative more attractive. 
Without a significant simplification in manufacturing processes [150], the rapid rise in costs 
caused by the use of finer design rules will become an increasing problem for semiconductor 
manufacturing plants.  If current trends continue, the price of building an advanced fabrication 
facility will soon exceed $6 billion [160].   Similarly, non-recurring engineering (NRE) costs 
incurred in producing the first sample of a new chip have been increasing every year with mask 
costs alone representing in the order of $1.5 million of the NRE for a 90nm design [161].  The 
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overall result will be continuing economic pressure in the commodity device market which may 
ultimately tip the balance back towards fine-grained reconfigurable systems, continuing Maki-
moto’s wave with a swing back towards standardized fine-grained array architectures. 
Patterning Limits 
A 90nm process requires over 35 masks and more than 800 individual processing steps [162].  
These various steps already constrain most levels of the design process, and this will become 
much worse at smaller dimensions.  For example, 90nm feature sizes are significantly smaller 
than the 193nm wavelength of conventional photolithography so various types of resolution 
enhancement techniques (RETs) must be used to ensure mask integrity.  Techniques such as Off 
Axis Illumination (OAI), Optical and Process Correction (OPC) and Phase-shift Masks (PSM) 
[163] restrict the types of layouts that are suitable for manufacture [164] leading inexorably 
towards a preference for regular layouts.  Layouts that might otherwise pass the design rules may 
lead to uncorrectable phase errors, or exhibit conflicts with adjacent areas.  Also, techniques such 
as OAI are optimized for a single mask feature pitch so that pitches that are significantly different 
than this optimal value will see much less resolution enhancement. 
Chemical-Mechanical Polishing (CMP) is another example where a process strongly interacts 
with layout [165].  CMP requires a uniform layout density in order to maintain a uniform thick-
ness of the wafer [166].  Significant variations in layout will result in thickness variations across 
the wafer that will, in turn, influence intra-die variability in unpredictable ways.  Dummy features 
might be added to each layer to help make irregular layouts more uniform for CMP [165] but this 
will become more difficult at smaller geometries. 
Overall, the complexity of generating a reliable mask set that accurately describes the chip’s 
drawn features will limit the ability to create arbitrary wiring patterns [167].  Some suggested 
solutions include restricted design rule sets with more awareness of OPC and PSM effects [164, 
168] and process aware routing [167].  However, many of the patterning “work-arounds” devised 
to allow techniques such as OPC to work are rapidly becoming unsustainable and may cease to be 
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effective in mass production as early as the 65nm node.  Ultimately, it will simply become easier 
and more cost-effective to restrict circuit designs to regular layouts only. 
Complexity and Design Productivity 
The 2005 ITRS identifies complexity in both silicon and systems and the resulting cost of design 
as a significant threat to the continuation of the roadmap.  This is manifested as a productivity gap 
that threatens to prevent the exploitation of large transistor budgets, just at a time that they are 
becoming available [169].  Whereas the number of transistors per die has grown by some 58% per 
annum over the previous 20 years, designer productivity (CAD tools, etc) has only increased by 
about 21% p.a., leading to a productivity gap that is increasing by about 25% per year.  Flynn and 
Hung [170] suggest that there is a tradeoff between design time and the system flexibility (i.e., the 
level of reuse or programmability) of the form: 
 Flexibility*Design Effort = constant.  
By this they mean that the increased flexibility offered, for example, by reprogrammable or recon-
figurable systems will reduce the design effort but at the cost of some other important optimiza-
tions, such as area–time–power tradeoffs, that might otherwise be important to a particular design.   
Based primarily on an assumption that logic reuse can increase over time (from around 30% now 
to about 90% in 2020), the ITRS predicts that design effort for logic will remain approximately 
constant out to 2020.  This implies that overall design productivity will need to increase some 
twenty-fold over the period 2005–2020 simply to maintain constant design effort.  This will 
require combinations of approaches such as increases in design abstraction, levels of design and 
verification automation and reuse rates, along with reductions in reuse overheads. 
2.7 Power–Area–Performance Scaling 
It has been suggested [171] that the high-performance microprocessor has already passed through 
a number of identifiable scaling stages ( Figure 20).  Initially, Dennard’s classical (1974) scaling 
theory meant that every feature size scaling of n resulted in O(n2) transistors that would perform 
O(n) times faster [172].  This was the N 3 era.  Examples included the transition from the original 
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Intel 4004 through to the 386 architecture.  In the N 2 era, the device speedup of n was maintained, 
but then only another n could be extracted from the n2 transistors due to the effect of architectural 
features such as large on-chip caches for which miss rate might halve for each quadrupling of 
size.  This era included the 486 through Pentium III/IV.   
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Figure 20. Jouppi’s “Eras of Microprocessor Efficiency” 
(redrawn from [171]) 
In [171], Jouppi suggests that we may now be entering an N 1 era where improvements come 
entirely from the (linear) device frequency scaling and the n2 improvement in transistor count 
might (at best) result in constant additional performance.  For example, the additional complexity 
of very wide issue machines may be of little help to many applications.  Taking this idea ad 
extremum (as in  Figure 20) may result in an N 0 and even N -1 region, in which excessive increases 
in the size and complexity of various computing structures may result in a slowdown due to long 
global wires and increased memory access times. 
The design of logic systems has traditionally been based on the assumption that overcoming the 
performance limitations imposed by fanout and interconnection parasitics was a straightforward 
matter of “tuning” the transistor width to length ratio to achieve the necessary delay.  This simple 
assumption, built into techniques such as Logical Effort [173], is becoming less effective due to 
its effect on both dynamic and leakage power densities.  In the Logical Effort model, the general 
form of the gate delay is related to the intrinsic delay (τ) as: 
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where g and p are constants that depend on the gate configuration and Win , Wout are the input and 
load transistor widths.  As both switching and subthreshold power are proportional to transistor 
width (i.e., Pstatic ∝ Win, Pdynamic ∝ Wout), there is a clear delay/power tradeoff determined by the 
absolute and relative values of Wout and Win.   
The relationship between area, power and delay works at four primary levels: 
• device – driven by technology choice and transistor sizing, as just mentioned; 
• circuit – design style and layout; 
• micro-architecture – encompassing implementation issues such as the Instruction–Set Ar-
chitecture (ISA) as well as asynchronous vs. synchronous, or serial vs. parallel; 
• architectural – including processor decisions: e.g., multi–core, super-scalar VLIW or 
strategies such as spatial computing. 
Of these, the last two offer the greatest opportunity for power-performance tradeoffs, particularly 
at the instruction set and micro-architecture definition stages [174].  Even small design optimiza-
tions at this level can result in significant improvements to a processor’s power-performance 
characteristics.  
Using passive cooling and economical packaging, a maximum power density in the order of 
100W/cm2 holds regardless of the actual density of the switching devices.  Thus, as the device 
density increases, both the static power per device and the percentage of devices active at a given 
instant must fall.  Further, a more realistic power target for portable devices might be more like 
0.01W/cm2.  As a result, interest must eventually switch to some other state variable that does not 
rely on the transfer of charge.  There are no obvious contenders at present. 
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2.7.1 Low-Power Circuit Techniques 
The two most important sources of power consumption in CMOS are dynamic switching power 
(∝ aFCV2) and static (sub-threshold) leakage power (∝ IOFFVDD).  In addition, there is a typically 
small contribution from short circuit current [175] plus a number of increasingly important tun-
neling effects through the gate oxide, for example, [176] and directly between the source and 
drain [177]. 
 
(a) (b) 
Figure 21. Delay scaling 0/ /( )DD DD THV V V ατ τ ∝ −  vs. VDD and VTH 
(a) α=1.25; (b) α=1.05. 
Given the square-law relationship between dynamic power and voltage in CMOS, and also that its 
performance is related to supply voltage and threshold (at constant load capacitance) by F ∝ 
(VDD−VTH)α/VDD [103], it will be decisions about supply (VDD) and threshold voltage (VTH) that 
will determine the static and dynamic power as well as its operating frequency.  The general form 
of the performance-voltage tradeoff is illustrated in  Figure 21, which plots the scaling of the delay 
term 
1 /( )DD DD THV V VF
ατ = ∝ − over typical a range of VDD and VTH and with two values of α: 
1.25 and 1.05.  As supply voltage falls, thereby saving dynamic power, the impact of threshold 
voltage on delay becomes greater so that it will become increasingly difficult to find a fixed VTH 
that optimizes both frequency and static power.  In an extreme case, as VDD is reduced to a very 
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low value (e.g. some small multiple of the thermal voltage, kT/q), only sub-threshold operation 
will be possible. 
It can be seen from a comparison of the two curves in  Figure 21, that the effect of reducing α is to 
reduce the dependence of delay on supply and threshold voltage, although across the expected 
range for α between the present and 2020 (approximately 1.25 ≥ α ≥ 1.05), its impact will be 
relatively small.  For example, when α = 1.05 the point at which delay is double the original value 
0( / 2)τ τ =  occurs at higher values of supply and/or threshold—∆VDD ≈ 100 mV and ∆VTH up to 
60 mV. 
An obvious solution to these conflicting design requirements for subthreshold power and delay is 
to allow them to be optimized separately, thereby reducing the need to carefully manage the 
threshold voltage (and subthreshold slope) in order to achieve a particular power-delay design 
point.  This is the basic idea behind the many examples of variable threshold devices that have 
been previously reported in both HEMT [178] and CMOS technology [179], as well as the circuit 
techniques that exploit variable threshold voltages (e.g. [180, 181]). 
One of the simplest low-power techniques is to turn off parts of the circuit when they are not in 
use.  For example, the MTCMOS technique ( Figure 22a) uses a pair of high-VTH sleep transistors 
to disable the power and ground lines of the low-VTH (and therefore high-speed) operational gates.  
In this way, the overall subthreshold leakage of the circuit is governed by the sleep transistors.  
There are a number of potential problems with this approach, quite apart from the added manufac-
turing complexity imposed by the dual threshold voltages.  Firstly, the internal nodes float during 
power-down, requiring special circuit design techniques for the state elements [184].  Secondly, 
the correct sizing of the sleep transistors can be difficult.  They need to be large enough not to 
interfere with the performance of the logic circuits, but without adding significant area or incur-
ring excessive energy losses when switching between modes.  Finally, supply scaling is limited by 
the switching threshold of the high-VTH (typically to no less than 0.6V).  Super Cut-Off CMOS 
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(SCCMOS) [183] attempts to address this last issue by overdriving the gate of the (single) sleep 
transistor ( Figure 22b). 
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Figure 22. Alternative power-down circuits using high VTH sleep-mode transistors  
(a) MTCMOS (from [182]);  (b) SCCMOS (from [183]). 
Various variable supply schemes have been proposed based on either permanently lowering the 
supply voltage in non critical parts of the circuit [185] or on dynamically setting a supply voltage 
(and clock frequency) to deliver a level of performance appropriate to the workload [186, 187].  
In the former case, the objective is to balance the delays though the various critical paths to 
achieve the lowest power for a given performance.  It therefore relies on careful circuit simulation 
using realistic logic vectors.  Although the dynamic supply scheme is undoubtedly an effective 
low-power design technique, particularly for real-time embedded systems and multimedia work-
loads, it imposes the overhead of determining the workload behavior at each instance during 
actual operation [188]. 
An alternative to controlling the supply (using fixed threshold voltages) is to shift the threshold 
voltage between modes, either with or without supply variations.  In Variable Threshold (VT) 
CMOS ( Figure 23) [190], the threshold voltage is controlled by altering the well bias of the de-
vices in a triple-well CMOS process ( Figure 23).  During the active state, a low threshold voltage 
is achieved by setting the well bias to VDD + 0.5V for the p-well and -0.5V for the n-well.  In 
standby mode, the source-body junction is strongly reverse biased to increase the threshold volt-
age and to reduce leakage current.   
Power–Area–Performance Scaling 
Scaling Issues for Future Computer Architecture  54 
 
GND 
VDD 
In Out 
VBB (N) 
VBB (P) 
Substrate 
Voltage 
Control 
Standby: VDD + 3.3V 
Active: VDD + 0.5V 
Active: –0.5V 
Standby: – 3.3V 
well contact 
well contact 
 
Figure 23. Variable threshold CMOS (VTCMOS) 
(adapted from [189]). 
While the dual threshold characteristics of VTCMOS are effective at reducing leakage, there are 
still a number of problems with the technique.  The threshold voltage TH BSV V∝  (VBS = body-
source voltage) and this body-effect appears to be reducing at successive generations.  As a result 
increasing VBS levels would have to be applied to change the threshold voltage, ultimately leading 
to excessive source-body and drain-body tunneling.  In addition, the scheme relies on a complex 
triple-well process and the large capacitance of the wells prevents the threshold from being 
changed dynamically. 
VTCMOS has also been investigated using fully depleted SOI devices [190].  In this case, the 
body effect /TH SUBV V∆ ∆  is replaced by a term proportional to the ratio of the gate-channel and 
the channel-substrate capacitances, so that: 
 
/ 3
OXFTH
SUB SI BOX
tV
V t t
∆
=
∆ +
 (2.17) 
where tOXF, tSI and tBOX represent the thickness of the front gate oxide, the channel and the body 
oxide, respectively [190].  It can be seen from (2.17) that in order to achieve a useful effect the 
dimensions of both the channel and the body oxide would have to be small compared to the front 
oxide.  For example, the thin device described in [190] (tOXF = 1.2nm, tSI = tBOX = 10nm; Na ≈ 
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1015cm-3) exhibits 0.07TH
BG
V
V
∆
≈
∆
 (i.e., ~70 mV/V) for -1.0V < VBG < 0V (replacing VSUB with the 
back-gate voltage, VBG).  The less aggressive SOIAS (Active Substrate) device in [180] (tOXF = 
9nm, tSI = 40nm; tBOX = 100nm; Na ≈ 1017cm-3) exhibits ~80mV/V over a similar range of VBG.  
By contrast, in the SOI device in [181] (tOXF = tBOX = 7nm, tSI = 50nm; Na ≈ 1015cm-3)), VTH can be 
shifted by ~0.9V over -2.0V < VBG < 0V and 0.75TH
BG
V
V
∆
≈
∆
 (i.e., 750 mV/V) in the range 
-1.0V < VBG < -0.6V, about 2.5 times the value of ~300 mV/V predicted by (2.17). 
2.7.2 Adiabatic Systems 
Adiabatic switching techniques are different to other low-power methodologies in that they at-
tempt to recycle signal energies instead of allowing them to be dissipated as heat [191].  These 
“reversible” techniques attempt to reduce the dissipated energy by slowing the speed with which 
the charge is drained from the gate [192].  The objective is to reduce the switching energy of a 
gate from CV2 to 22( / )SRC T CV  by making the switching period TS large compared to its intrin-
sic time constant (RC).  Under some circumstances, the approach can be used to reduce the power 
dissipation of digital systems.  
However, as pointed out in [193], a basic assumption of reversible computing (as made in [194], 
for example) is that the system is completely isolated from the environment so that the energy of 
the system is totally conserved and the system can be described by reversible equations.  No 
physical system can exist in complete isolation and adiabatic circuits make no attempt to do so.  
Thermal noise and errors due to thermal excitations are equivalent to information erasure and this, 
combined with the additional energy required by logic measurement and control, ensures that a 
“reversible” computation will always dissipate energy.  As Frensley argues in [195], gain is a 
fundamental requirement of any computational system (not just electronic) and this implies the 
presence of an external energy source.  As a result, systems exhibiting gain must be intrinsically 
dissipative. 
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Experimental results have demonstrated that the technique might be useful for high capacitance 
circuits where the losses do not account for a significant component of the total energy.  For 
example, in [196] it was shown via simulation that a fully adiabatic approach might be useful in 
driving capacitances in excess of 0.1pF, but in those simulations this “low-power” technique was 
two orders of magnitude larger than conventional CMOS at typical local interconnect capacitance 
values.  Regardless of the claims made by various authors (e.g. [192, 197-200]) it appears that the 
limitations of “reversible” or adiabatic systems, along with their additional complexity, will 
prevent them from making more than a theoretical contribution to future high-density charge-
based systems. 
2.7.3 Architectural Level Power/Energy Scaling Models 
As mentioned in the previous section, it is decisions made at higher levels of design abstraction 
that will have the most impact on power-performance tradeoffs.  For this reason, a number of 
architecture-level metrics have been developed that model the impact of architectural modifica-
tions on a range of general cost-functions: performance (IPC), power, clocking rate, etc.   
Energy-efficient Scaling Models 
In [201], Zyuban and Kogge introduce the idea of an energy-efficient circuit as one that delivers 
the highest performance amongst a group—an energy-efficient family—that dissipate the same 
power.  Each circuit in the family is assumed to be optimal in terms of an energy-delay (ED) 
criterion given by EDn, n>0 4. 
This is further developed in [202] to show that the EDn metric characterizes any optimal tradeoff 
between energy and delay for an arbitrary computation.  Selecting the exponent n represents a 
simple mechanism for optimizing in favour of either low power/energy or high performance.  The 
metric ED2 is considered by many to be ideal [203] as, under the assumption that F ∝ V, it is 
largely independent of supply voltage.  One example of its application is in the PowerTimer tool 
[204], which uses a parameterized set of energy functions in conjunction with a cycle-accurate 
                                                          
4
 Here, D is effectively equivalent to the generalized time parameter (T) used later in this thesis. 
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micro-architectural simulator to assess worse-case power swings resulting from typical workload 
sequences in terms of a (CPI)3P metric, which is equivalent to ED2.  However, with increasingly 
ballistic device operation, the F ∝ V assumption will become less valid and this will, in turn, tend 
to undermine the validity of the ED2 metric.  Units such as MIPS/watt are routinely used in low-
power and embedded processor systems, while (MIPS)2/watt and even (MIPS)3/watt are used to 
measure systems for which performance is paramount [205]. 
Because it is often difficult to untangle the relative impacts of circuit and architectural-level 
tradeoffs, Zyuban has proposed two design metrics that include contributions from both [206, 
207].  The first, Hardware Intensity (HI) measures the effect of design modifications at the archi-
tectural and micro-architectural levels on architectural performance, dynamic instruction count, 
average energy dissipated per executed instruction and the maximum clocking rate of the proces-
sor at a fixed supply voltage (V).  It is intended to support the evaluation of power-performance 
tradeoffs at the architectural level before a design is fixed.  HI is defined as a parameter (η) in a 
cost function of the form [206]: 
 ( )( )0 0/ /       0 +CF E E D D η η= ≤ ≤ ∞  (2.18) 
where D is the critical path delay, E is the average energy dissipated per cycle and D0 and E0 are 
the lower bounds on delay and energy that might be achieved for a fixed supply voltage.  In 
effect, Hardware Intensity describes the relative increase in power and/or energy incurred when 
local logic restructuring and tuning is used to reduce the critical path delay at a fixed power 
supply voltage for an energy–efficient design [206].  It has the property that 
fixed V
D E
E D
η ∂= −
∂
.  
The second metric, “Voltage Intensity”, 
fixed circuit
D E
E D
θ ∂= −
∂
describes the energy–delay sensitivity 
of a fixed circuit to voltage scaling.  Thus at each value of supply voltage there will be an optimal 
η and θ  that can be determined from the ratio of the energy cost of a small perturbation around V 
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( )/E V∂ ∂  to the change in performance ( )/D V∂ ∂ .  These cost functions would most easily be 
determined by circuit simulations around the intended operating conditions.  
To apply these intensity metrics at an architectural level, [206] introduces the discrete architec-
tural complexity (ξ) such that both the average power and the performance of a processor design 
can be expressed as functions of ξ, the supply voltage (V) and η.  The impact of a proposed 
architectural feature may be evaluated by determining the values of V and η for which power 
remains constant. Under the assumption that for each architectural change the processor pipeline 
is re-tuned to give an optimal balance between hardware intensity and supply (η = θ ), the condi-
tions under which a processor can increase performance while keeping power constant is given 
by: 
 ( 1) .i i
i i
I N E D
w
I N E D
η η η∆ ∆ ∆ ∆− + > +∑ ∑  (2.19) 
Here, ( / ) and ( / )I I N N∆ ∆  are the relative changes in performance and dynamic instruction count 
resulting from an architectural (or micro-architectural) modification applied to pipeline stage i, 
evaluated for a fixed hardware intensity and power supply voltage. These estimates would typi-
cally be derived from an architectural-level or timing simulator.  The term wi is the energy weight 
applied to a particular pipeline stage and is typically available as part of the power budgeting 
early in the processor definition phase.  
However, there are a few drawbacks in the formulation of both hardware and voltage intensity 
[208].  The derivation of the metrics assumes that the energy and delay of individual logic stages 
are independent of one another, which is only true in the case where transistor sizes are fixed (i.e., 
fixed input and load).  Where this is not the case, and in particular where the adjustment of tran-
sistor sizing in one block impacts the load seen at an adjacent block, these analytic solutions tend 
to break down.  Further, (2.19) is valid for small architectural changes that do not impact too 
greatly on the overall architectural complexity and where the resulting changes in energy ∆E and 
delay ∆D are similarly small. 
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Parallel Scaling Models 
Since the early work by Chandrakasan et al. [209], it has been shown many times that parallel 
organizations may be used to exchange area for a reduction in supply voltage and therefore in 
power and/or energy.  For example, in the simple duplicated/pipelined data path circuits studied in 
[209], power reductions of up to a factor of five were obtained compared to a single data path 
baseline.  This general point can be illustrated with a simple example based on an arbitrary com-
putational function of unit size, and assuming that this can be multiplied up as many times as 
necessary to achieve a particular performance point.  Here the area is modeled as 
Ai+1 = Ai(N+Oa), where Ai+1 and Ai are successive area terms and N is the number of replicated 
paths (e.g., 2).  The area overhead, Oa, results directly from issues such as more and longer rout-
ing paths as well as additional hardware required to distribute the operands and to recombine the 
results back to a single data stream and is assumed to be a simple linear function of N.  In [209], 
this overhead was significant (~70%) because of routing inefficiencies in the standard cell tech-
nique used to synthesize the data paths.  This multiplicative series may be approximated by a 
simple power function of N, such that AN ≈ Nα. 
In a similar way, each area increase will result in an overall increase in the critical path delay due 
to the additional hardware and routing path lengths so that Ti+1 = Ti(1+OT), where OT is the time 
overhead at each stage, and thus TN ≈ Nτ.  However, at each stage the overall throughput will be 
Nτ/N = Nτ-1, which reduces the effective delay at the cost of a small increase in latency ( Figure 
24).  This gain may be traded for a reduction in frequency and therefore dynamic power 
PD∝FCV2.   Figure 25 shows this area-performance tradeoff on a log scale for a fixed area over-
head and for the three delay overhead figures of Table 4.  It can be seen that these follow a simple 
power-law function of the form T∝A-1/σ, with the values of σ shown on each curve.  As the over-
heads increase, so does the value of σ, implying that there is less performance “return” on each 
successive area scaling.  This is the basis of the generalized Area-Power-Performance model 
developed in Chapter 4. 
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Figure 24. Overall performance speedup using parallel data paths. 
Table 4 Example Area and Time Scaling vs. Delay Overhead. 
N A=N1.07 OT =0.1 OT =0.3 OT =0.5 
1 1.0 1.0 1.0 1.0 
2 2.1 1.10 1.30 1.50 
4 4.4 1.21 1.69 2.25 
8 9.3 1.33 2.20 3.38 
16 19.4 1.46 2.86 5.06 
32 40.8 1.61 3.71 7.59 
64 85.8 1.77 4.83 11.39 
128 180.1 1.95 6.28 17.09 
 
 
Figure 25. An area-frequency scaling example showing the area—performance tradeoff 
of the form T∝A-1/σ for a fixed area overhead and for the three delay overhead  
assumptions of Table 4.  The numbers on each curve give the corresponding value of σ. 
Of course one major tradeoff here is dynamic vs. static power that both depend on the relative 
values of supply and threshold voltage.  If VTH is held constant, or reduces with VDD to maintain 
performance (as predicted in the ITRS), then subthreshold power will increase to a point where it 
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becomes dominant ( Figure 26).  To maintain PSUB with increasing device numbers, VTH must 
increase, impacting on performance.  For this reason, it is argued in [210] that this technique will 
become less useful in the future as decreasing VDD/VTH ratios will increase the performance 
penalty for a given reduction in supply voltage.  That model suggests that the cross-over point, at 
which the use of parallelism could become ineffective, might occur as early as the 2012 ITRS 
node. 
 
# Parallel Paths 
Power 
 
Figure 26. Generalized total power trajectory with parallel data paths 
assuming constant or reducing VTH, causing increasing IOFF. 
On the other hand, a more recent analysis in [211] found that both parallelism and pipelining 
could still result in significant energy reductions while maintaining the same throughput.  Because 
of the assumption that output load increases in proportion to parallelism, improvements in both 
energy and throughput tended to diminish at higher degrees of parallelism in that study.  Never-
theless, they were still able to demonstrate energy reductions in excess of 50% over a wide range 
of organizations.  Considering the degree of parallelism in [211] to be equivalent to area (A), 
those experiments (based on a 0.13µm, 1.2V technology) resulted in scaling functions relating 
area to energy (E), time (T) and power (P) of the form ET2 = PT3 ∝ A-1.58 for parallel and ∝ A-1.75 
for pipelined organizations. 
While all of these examples clearly demonstrate the area-power tradeoffs available by exploiting 
parallelism, none of them represents a formal framework which might guide how this could be 
achieved.  As well as allowing circuits to be optimized such that they operate at the most efficient 
energy-delay point, the Hardware and Voltage Intensity methods of Zyuban and Strenski [207] 
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provide a mechanism for evaluating the impact of design modifications at the architectural and 
micro-architectural levels on architectural performance, dynamic instruction count, average 
energy dissipated per executed instruction and the maximum clocking rate of the processor at a 
fixed supply voltage [206, 207].  Although it can be argued that all such design modifications will 
have an area impact, the method does not explicitly include an area cost component. 
2.8 Emerging Computer Architecture 
Modern microprocessor architectures can be said to be heterogeneous at every level of their 
design hierarchy [212] in that they employ a wide variety of devices, circuits, and subsystems in 
their design.  While this suits current fabrication techniques, it is likely to be beyond the capabil-
ity of nano-fabrication. As a result, the development of nanocomputer architectures has tended to 
focus on simple homogenous hardware structures that avoid introducing additional hardware 
complexity and that can be configured post-manufacture.  For example, [213] describes the great-
est challenge in nanoelectronics as the development of logic designs and computer architectures 
necessary to link small, sensitive devices together to perform useful calculations efficiently.  
While an ultimate vision might be to construct a useful “Avogadro computer” [214] (i.e., one that 
efficiently exploits some 1023 switches) in more realistic terms the ITRS predicts that as early as 
2012 even a standard CMOS chip may comprise in excess of 1010 transistors [9].  The primary 
question is still how to most efficiently exploit this number of switching devices. 
2.8.1 Parallelism  
To date, architecture research has responded to the opportunities and challenges offered by device 
scaling in two ways.  The first approach simply increases existing machine resources – more or 
larger caches; more on-chip processors often including local DRAM [215], direct multi-threading 
support (i.e. exploiting parallelism between concurrently running tasks rather than within a single 
algorithm) and other similar techniques.  While being effective for some applications, these can 
quickly run into some or all of the physical limitations outlined previously.  In particular, the 
wire-length problems can result in unacceptable memory and I/O latency, although the 50 to 
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100,000-gate hierarchical design blocks suggested in [91] are certainly large enough to contain a 
small RISC processor or other quite sophisticated processing elements.  Durbeck and Macias 
[214] put it this way: "... there is no clear way for CPU/memory architectures to tap into the 
extremely high switch counts … available with atomic-scale manufacture, because there is no 
clear way to massively scale up the (CPU) architecture.  … there is no such thing as "more" 
Pentium.  There is such a thing as more Pentiums, however."   
An alternative approach uses modular and hierarchical architectures to improve the performance 
of traditional single-thread architectures [216].  Table 5 (reproduced from [217]) compares the 
three main classes of parallel architectures in terms of characteristics applicable to the nanocom-
puter domain.  They conclude that highly regular, locally connected, peripherally interfaced, data-
parallel architectures offer a good match to the characteristics of nanoelectronic devices.  How-
ever, it is worth noting that data-parallel architectures represent only a small portion of the inter-
esting problems in computer architecture and are a poor match for most general purpose comput-
ing problems.  In [218], Bilardi and Preparata come to a similar but stronger conclusion.  Assum-
ing an extreme view of the physical speed of light and “boundedness” limits, [218] contends that 
an “asymptotically” scalable parallel machine will be a nearest-neighbour mesh interconnection of 
small machines, each approximately the size of the synchronous region (i.e., within which the 
impact of interconnect delay is small; cf. drive distance [92]).  In fact, as identified in Section  2.6, 
future computer architectures may yet turn out to be largely market-application driven, with the 
characteristics of each market segment resulting in its own preferred parallel micro-architecture. 
Table 5 A Comparison of three parallel architecture classes (from [217]) 
Class 
Characteristic Data Function Neural 
Degree of parallelism High Low High 
Processor Complexity Low High Medium 
Interconnect Density Low High High 
Amount of Interfacing Low High Low 
Extensibility High Low Low 
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Locally Connected Machines 
A common example of regular, locally connected, data-parallel architectures is the Single Instruc-
tion Multiple Data machine.  SIMD machines exploit the inherent data parallelism in many algo-
rithms - especially those targeting signal and image processing [219].  Fountain et al. [217] iden-
tify the characteristics that may make the SIMD topology suited to future computer architecture 
as: 
• a regular and repetitive structure; 
• local connections between all system elements; 
• all external connections made at the array edge; 
• the existence of feasible strategies for fault tolerance. 
However, SIMD architecture still suffers from two major problems - global instruction issue as 
well as global control and clock signals.  Global clocking is required by SIMD machines not only 
to drive each individual (synchronous) element but also to manage inter-element synchronization. 
It is clear from the analysis of [217] that the interconnection costs of SIMD in the nano-domain 
are very high, with the majority of the die area in their experiments being taken up by control 
signal distribution.  Numerous asynchronous design techniques (e.g. [220]) have been proposed to 
overcome the need for a global clock in SIMD machines.  While it is still unclear whether, in 
practice, these asynchronous techniques actually offer improved performance, they are at least as 
good as the conventional synchronous approach and may offer the only means to overcome the 
constraints of global communication. 
The same considerations appear to constrain other multi-processor architectures such as MIMD.  
In [221], a series of experiments were performed on various MIMD architectures and it was 
concluded that inter-processor communications will be limited by the availability of wider metal 
tracks on upper layers (the so-called "fat" wiring layers).  The tradeoff here is between track 
resistance (and therefore delay) and interconnection density.  It was also noted that complex 
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computational structures such as carry look-ahead begin to lose their advantages over simpler and 
smaller structures once wiring delays are factored in. 
Propagated Instruction Processor 
The Propagated Instruction Processor (PIP) was proposed by Fountain [222] as a way of avoiding 
the interconnection problem in SIMD arising from its global instruction flow.  In the PIP architec-
ture, instructions are pipelined in a horizontal direction such that the single-bit functional units 
can operate simultaneously on multiple algorithms.  The technique shares many of the characteris-
tics of SIMD, pipelined processors and systolic arrays.  One of the primary advantages of the 
architecture is its completely local interconnection scheme that results in high performance on 
selected applications. 
However, the architecture is still basically SIMD and thus will work best with algorithms from 
which significant data parallelism can be extracted such as Fountain's examples of point-wise 1-
bit AND of two images, an 8-bit local median filter, 32-bit point-wise floating point division and 
an 8-bit global matrix multiplication [222].  In addition, the fault tolerance of the PIP may ulti-
mately depend of an ability to bypass faulty processors without upsetting the timing relationship 
between propagating instructions, something that has not been reported to date. 
Merged Processor/Memory Systems - IRAM and RAW 
The structure and performance of memory chips are becoming a liability to computer architecture.  
There are two basic problems.  The first is the divergence in the relative speed of processor and 
DRAM, the so-called "memory wall" outlined previously. Secondly, while DRAM size grows by 
an average of 60% per year, its fundamentally limited access bandwidth is becoming increasingly 
difficult to circumvent.  This observation has led to the development of a number of merged 
memory/processor architectures.  Two notable examples of this approach are the Intelligent RAM 
(IRAM) system [223], and the Reconfigurable Architecture Workstation (RAW) [224]. 
The IRAM system merges processing and memory onto a single chip.  The objective is to lower 
memory latency, increase memory bandwidth, and at the same time improve energy efficiency.  
Emerging Computer Architecture 
Scaling Issues for Future Computer Architecture  66 
The IRAM scheme revives the vector–style architecture originally found in supercomputers and 
implements it by merging at least 16MB of DRAM, a 64-bit two-way superscalar processor core 
with caches, variable width vector units, and a high-performance memory switch onto a single 
chip. 
The RAW microprocessor chip comprises a set of replicated tiles, each tile containing a simple 
RISC like processor, a small amount of configurable logic, and a portion of memory for instruc-
tions and data.  Each tile has an associated programmable switch which connects the tiles in a 
wide-channel point-to-point interconnect. The compiler statically schedules multiple streams of 
computations, with one program counter per tile. The interconnect provides register-to-register 
communication with very low latency and can also be statically scheduled. The compiler is thus 
able to schedule instruction-level parallelism across the tiles and exploit the large number of 
registers and memory ports. 
Stream Processors 
The recent emergence of Stream Processors [225] represents one way of accessing parallelism at 
the instruction-level (ILP), sub-word and data levels.  Stream processors combine an interconnec-
tion bandwidth hierarchy made up of local register files, a global stream register file, and memory 
that keeps most data movements local with clusters comprising potentially thousands of func-
tional units [226].  As a result, they are able to reveal and exploit instruction-level and sub-word 
parallelism within a cluster and data parallelism across clusters [227].  The application has to be 
organized into streams (a group of elements of the same type) and kernels (a sequence of opera-
tions on streams).  Thus the technique is especially suited to applications such as media streaming 
where abundant parallelism is available along with minimal global communication and storage. 
The studies in [226] indicate that stream processors may be scaled by increasing both the number 
of functional units per cluster (“intra-cluster” scaling) and the overall number of clusters (“inter-
cluster” scaling).  Under the particular modeling assumptions made in those studies, the impact of 
intra-cluster interconnect switching overheads placed the most area and energy efficient configu-
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ration at about five functional units per cluster while the overall number of clusters could be 
scaled up to 128 with a small impact on area and energy.  Ultimately, it is the availability of 
parallelism in the application that effectively limits any increase in the number of clusters [227].  
For example, the wireless base-station code analysed in [227] exhibited data parallelism values 
between 32 and 256 with the majority of algorithms at 32.  As a result, the observed performance 
increases almost linearly with increasing clusters to 32 then sub-linearly to 64 after which there 
was almost no additional performance improvement. 
2.8.2 Spatial Architectures 
Because they are used to working in a regime where devices are a scarce resource, computer 
architects have a strong tradition of trading off component area against performance [170].  How-
ever, as switching devices continue to shrink, micro-architecture is entering a resource-rich era, 
prompting an examination of alternative computing models.  Spatial architecture [228-231], in 
which operations (and their operators) are connected in space rather than time, is one such model.  
Feldman and Shapiro [232] originally described an abstract Spatial Machine as a finite set of 
finite processors moving and exchanging messages in 3D unbounded empty space.  Implementa-
tions of spatial organizations “unwind” a computation into hardware, exploiting the availability of 
resources to expose the full parallelism available in a task thus completing it in time proportional 
to its longest path rather than in a time proportional to the number of operations.  The basic argu-
ment is twofold:  
1. when die space is no longer at a premium, heavy multiplexing of the processor data 
paths is not necessary to keep the problem within the available silicon area [233] and:  
2. although spatial designs may be much larger than the minimum sized temporal de-
sign, they automatically achieve high computational performance [229] without the 
need for the hardware to "best-guess" the temporal control flow of its software (e.g. 
with features such as pre-fetch, register renaming , branch prediction etc.). 
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Figure 27. A processing graph fragment. 
 
On the face of it, spatial computing approaches would seem to be a very wasteful, brute-force 
approach.  By fully expanding operators (and their operations) into hardware, the overall size of a 
spatial computational fabric may be many times that of a conventional organization.  One default 
starting point is to create all possible computation paths in the “program” and then simply select 
the single correct result at the end, as is illustrated by the graph fragment in  Figure 27.  Computa-
tional functions are created as and when required, along with any intermediate variables.  The 
procedural flow of the software is effectively "wired-in" so that all static data transfer operations 
are embedded in the fabric of the computer and represent wires rather than logic gates.  Of course, 
this will have important performance consequences as wires scale to nanometer dimensions. 
Table 6 Dynamic Instruction frequency of MIPS-R3000 (based on [234])  
Instruction Class Dynamic Frequency 
Load/store 36.94 % 
Move register 20.27 % 
All arithmetic/logic operations 13.03 % 
Unconditional jump 10.36 % 
NOP 7.26 % 
Branch on status 6.69% 
Shift operations 3.10 % 
Jump relative 1.96 % 
Other (e.g. mult, div) 0.21 % 
 
As an illustration, Table 6 summarizes the average dynamic instruction frequencies for an R3000 
processor, derived from its run-time performance on a number of integer benchmarks [234] and 
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sorted into approximate functional categories.  It can be seen that almost 75% of instructions 
involve some form of control-flow, procedural or data-flow (i.e. register transfer) operations that 
are likely to end up wired into the processing fabric of a spatial architecture i.e., resulting in 
connections rather than gates.  Indeed, as few as 15% of the instructions in these benchmarks 
involve functions that would appear as logic structures in a resultant spatial architecture.  This 
observation clearly illustrates the way that spatial computing will change the balance between 
computation and interconnections in future architectures. 
One difficulty here is that it is likely that computing tasks will continue to be described by soft-
ware and nanocomputers will inherit a vast quantity of legacy software that cannot be ignored.  
Software is largely sequential in nature, dominated by control dependencies and tends to rely on 
dynamic data structures that do not map well to spatial architectures [235].  There is already a 
significant body of work relating to the transformation of high-level language to hardware [236], 
in terms of C [237] or C++ [238, 239]) or other variants of C [240-242] although the primary 
focus here tends to be on design productivity improvements rather than on optimization. 
To date, the most complete series of analyses of a nanoscale spatial computing fabric is that by 
DeHon and his co-workers [243, 244].  Their demonstration platform comprises a large array of 
nanotube and/or nanowires crossbar structures that form the logical equivalent of the AND and 
OR planes within a conventional Programmable Logic Array (PLA).  The architecture comprises 
four subsystems: (1) an array of crossed nanowire diodes used as a programmable OR-plane; (2) 
an inverting sub-array of crossed nanowire transistors; (3) a similar buffering sub-array, both of 
which are used to regenerate signals plus (4) an input/output decoder ( Figure 28). 
It needs to be remembered here that nanowire FETs will be constrained by the same ION, IOFF and 
subthreshold slope considerations as conventional MOS devices. As a result, deHon’s proposal 
employs dynamic logic as a way to maintain performance while minimizing overall system 
power.  However, this introduces an additional multiphase clock distribution overhead, and is 
likely to have little impact on static power.  Further, the simulation results of [212] show that the 
output logic states of the molecular diode-based circuits become indistinguishable with more than 
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about five diodes in the “on” state loading an individual restoring column.  This imposes a hard 
limit on the complexity of the PLA circuits.  By the final ITRS technology node (<22nm), all 
transistors will be formed from what are effectively nanotubes or nanowires in SOI structures and 
it will therefore be power density that sets the ultimate scaling limit rather than layout area.  Thus 
it appears that mixing conventional and self-assembled manufacturing techniques will not support 
significant density improvements (as envisaged in [245], for example) and it is therefore unlikely 
that the technique would be worth the resulting increase in manufacturing complexity. 
The clear message here is that moving to esoteric or non-CMOS technologies will not guarantee, 
per se, higher densities or improved performance.  Many of the gains to be made towards the end 
of the roadmap will be achieved by exploiting innovative architectures to overcome the impact of 
poor device performance and reliability, increasing variability and, in particular, high power. 
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Figure 28. Nanoscale PLA architecture  
(adapted from [246], [244] and [212]). 
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2.8.3 Asynchronous Architectures 
Asynchronous design has been an active area of research for many years but has failed to achieve 
widespread application.  The elimination of the clock offers a number of immediate benefits 
[220]: no clock skew; no continuous power loss in the clock tree; average-case rather than worst-
case performance; an easing of global timing issues including improved intra-die variability 
tolerance; automatic adaptation to parameter variations, such as temperature, supply voltage, 
stress and ageing; robust mutual exclusion and external input synchronization.  On the other hand, 
the removal of the basic synchronous assumption makes the design process significantly harder.  
The detection and removal of logic hazards, for example, has proved to be very difficult to 
achieve in a standard CAD flow.  Finally, regardless of their average-case performance, it is still 
not clear whether asynchronous designs offer improved performance in the general case due to 
interface signalling overheads.  However, they have been found to be at least as good as an 
equivalent synchronous design, and the elimination of losses in the global clock tree, along with 
their inherently local interconnection topology, make them suitable candidates for future power-
efficient computer organizations. 
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Figure 29. Application-specific hardware (ASH) 
(a) The Basic Model  (b) Abstract Signalling Protocol (adapted from [230]). 
Application-Specific Hardware (ASH) 
The Application-Specific Hardware (ASH) architecture [230] assumes that the delay, power and 
area cost of interconnect will increasingly outstrip that of gates.  In the ASH model ( Figure 29a), 
program operations are synthesized as different functional units that are not shared across opera-
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tions.  High-level language applications are directly compiled into hardware descriptions (without 
an intervening ISA), which are then synthesized directly into highly pipelined circuits that exhibit 
only localized, self-synchronizing communication ( Figure 29b).  The resulting architecture is 
completely distributed, featuring no global communication or broadcast, no global register files, 
no associative structures and uses resource arbitration only for accessing global memory [247].  
As a result, the system tends to automatically identify and exploit instruction-level parallelism 
(ILP) where it exists in a particular program, although this model has been shown in [247] to be 
less efficient on control-intensive programs.  In this latter case, the more traditional techniques 
used in superscalar processors such as branch prediction, control speculation and register renam-
ing will result in superior performance.  Ideally then, the code for a complete system would be 
partitioned between the conventional CPU and the reconfigurable fabric as shown in  Figure 29a. 
Wave pipelining 
Wave pipelining, or maximum rate pipelining [248], is a technique which allows synchronous 
systems to be clocked at rates higher than can be achieved with conventional pipelining.  By 
applying new data to the circuit faster than the propagation delay, the finite delay through the 
combinational logic effectively behaves as data storage.  The most important design criterion is 
that the new data must be guaranteed not to interfere with the current data.  Thus the clock speed 
is limited by the difference between the maximum and minimum path delays through the logic 
and achieving balanced paths (i.e., with equal path delays) will result in maximum performance 
[249].  The increasing difficulty in achieving and maintaining these balanced paths in the face of 
high intra-die variability is likely to make this technique less attractive for future architectures. 
Asynchronous Wave-Pipelines [250] have been proposed as a method to overcome some of the 
variability and synchronization issues in conventional wave-pipelines.  It recognizes that the 
technique is inherently asynchronous and thus synchronous boundary registers will impose un-
necessary timing constraints on the system.  The main difference here is that the synchronizing 
pipeline registers are controlled by a delayed request signal that propagates with the signal ( Figure 
30).  The circuit will now automatically adjust for global changes in the logic propagation delay 
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(e.g., due to temperature).  On the other hand, increasing physical variability (e.g., thickness 
variations, line-edge roughness etc.) will remain an issue with asynchronous wave-pipelining. 
 
∆ 
Logic Data 
Req_in Req_out 
 
Figure 30. Generic asynchronous wave-pipeline 
as proposed in [250] 
Dataflow Models 
Just as the exponential rise in device number has sparked interest in Spatial Computing, it has also 
rekindled work on the Dataflow model that first emerged the 1970s (e.g. [251, 252]).  Within the 
decentralized dataflow model, each instruction executes (“fires”) as soon as all of its necessary 
inputs are available.  As a result, dataflow can extract maximal parallelism where it is available.  
By contrast, the sequential program counter of the von Neumann processor tends to hide much of 
the available parallelism.   
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Figure 31. A WaveScalar processor implementation 
(from [253]). 
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WaveScalar [254] is a recent dataflow instruction set architecture and execution model that at-
tempts to sidestep the need for instruction and data fetches that otherwise represent so-called 
“serialization” points in an architecture i.e., operations that create dependencies between instruc-
tions.  The WaveScalar processor organization proposed in [253] and [254] ( Figure 31) comprises 
a set of replicated tiles, each containing input and output instruction operand queues, communica-
tion logic, and an ALU along with dynamic configuration logic to control the placement of in-
structions.  Processor elements within a cluster communicate via a set of shared buses while 
communication between clusters occurs over a dynamically routed on-chip network.  A WaveSca-
lar executable is essentially a fully encoded description of the program dataflow graph that is 
bound quasi-statically to a particular configuration of processing elements.  Because of this, 
instruction placement impacts greatly on the communication latency and therefore the overall 
performance of the architecture. 
2.9 Summary 
This chapter has surveyed a number of the key challenges and opportunities as technology moves 
further into the nanoelectronic domain.  A number of general trends have emerged from this 
analysis that make it possible to predict some likely characteristics of future architectures. 
Integrated Reconfigurability 
Reconfigurability offers two major advantages: the flexibility to optimally configure an operator 
for a particular operation and the ability to configure around physical defects, thereby potentially 
greatly improving fault tolerance.  Examples where reconfigurable fabric can be more efficient 
than a general-purpose processor include those cases where bit widths are different from the 
processor’s basic word size, where there is significant parallelism available such that multiple 
specialized function units operate in parallel, where basic operations exist that can be combined 
into a single specialized operation or where constant operands allow an operator to be greatly 
simplified.  It is clear that the effectiveness of reconfigurable systems can depend greatly on the 
characteristics of the interface between the fabric and the remainder of the system. 
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Defect and/or Fault Tolerance  
All future computer systems will contain faulty components.  Defect/fault tolerance supporting 
the ability to detect and avoid defects at both the commissioning/ configuration stage and at run-
time, is therefore of critical importance.  As just mentioned, organizations such as reconfigurable 
systems can be set up to be intrinsically fault tolerant. 
Simplified Manufacturing 
The demands of finer design rules will become an increasing problem for semiconductor manu-
facturing from both a financial and technical perspective.  Increasingly finer rules will demand 
uniform layout densities that will, in turn, restrict the ability to create arbitrary wiring patterns, 
thereby reinforcing a move towards more regular, mesh-based geometries. 
Processor/Memory Convergence 
Although the fabrication of RAM and digital logic are completely separated at present, and there 
is a vast and expensive infrastructure supporting both, the functions of logic and memory must 
eventually merge if the increasing gap in performance (the “memory gap”) between the two is to 
be overcome.  Low-overhead reconfigurability would support the creation of a merged memory/ 
processing structure in which the idea of “mass storage” is replaced by “mass reconfiguration” as 
program and data become indistinguishable from the processing mesh. 
Coarse-Grain vs. Fine-Grain Architectures 
It appears that an inevitable outcome of shrinking geometries, as devices evolve towards ultra 
thin-film silicon (and from there into molecular and quantum/single electron technologies), is that 
computer architectures will increasingly be formed from arrays of simple, repeated cells with 
highly localized interconnect.  The current tendency towards heterogeneous, coarse-grained 
architectures (e.g. multiple CPU blocks, ALU arrays etc.) is being driven by high reconfiguration 
overheads in devices such as FPGAs.  If this can be reduced then fine-grained structures may 
offer a much more general solution to the creation of flexible reconfigurable computing platforms.  
Using this model, an ultimate computing fabric might best comprise an homogenous, fine-
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grained, non-volatile, fault tolerant, reconfigurable, processing array, exhibiting adjacent or 
nearest neighbour interconnect only and supporting heterogeneous structures that are derived by 
compiling a HLL program.  Such a processing fabric would ideally be reconfigurable in a way 
that maximizes a system’s ability to exploit parallelism, comprising as many individual process-
ing elements as necessary, each configured in an optimal manner for the particular function. 
To summarize, a “wish-list” of features for a future architectural platform might include the 
following: 
• a simplified processing technology supporting a highly regular layout style; 
• small logic and interconnect footprints, supporting high component densities; 
• reconfigurability: with minimal reconfiguration area and/or performance overheads; 
• support for flexible and efficient routing by allowing a continuous tradeoff between rout-
ing and logic. 
There is a strong case emerging that the combined forces of design effort, manufacturability, 
reliability, variability and power are pushing future computer organization towards simple, recon-
figurable, locally-connected hardware meshes that merge processing and memory.  Power (or 
more strictly, energy-delay) will be the primary limiting factor and will need to be managed at all 
levels in the design hierarchy.  If the overheads associated with reconfigurability can be reduced 
or hidden, architectures based on fine-grained meshes with rich, local interconnect offer a good 
match to the characteristics of nanoscale CMOS devices.  The following chapter describes a 
reconfigurable nanocomputer platform which was developed to explore these issues. 
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Chapter 3. A Double-Gate Reconfigurable 
Platform 
“You’ve done the simulations, but all it takes is one 
missing rectangle…” 
 
Allan Strong, Sun Microsystems, quoted in [255] 
 
This chapter proposes and analyses a simple reconfigurable CMOS platform and explores how 
heterogeneous functionality might then emerge from what is essentially an homogeneous mesh of 
simple switching devices.  Remaining in the CMOS domain offers a number of advantages, 
including the availability of three terminal switching devices with intrinsic gain, a stable and well 
characterized manufacturing base plus compatibility with existing design tools. The disadvantage 
is that the design is constrained by lithographic patterning and alignment issues.  While the 2005 
ITRS forecasts that feature sizes for logic will approach 16–22nm by 2016 or 2018, it is not clear 
at the moment how this might be achieved.  A premise of this research is that simplified, regular 
structures with a minimal number of interconnection layers will have a better chance of achieving 
sub-10nm feature sizes than the complex, heterogeneous layouts that characterize most existing 
micro-architectures. 
The array could be said to be “polymorphic” in that its constituent blocks may be arbitrarily 
configured into state elements, logic, interconnect or combinations of all three.  The system 
exploits the threshold shift seen at one gate of a double-gate transistor resulting from changes to 
the bias on the other gate.  In this way, the overheads imposed by reconfigurability can be reduced 
to an extent where fine-grained organizations become viable for general computing.  The pro-
posed fabric is a highly regular, locally interconnected, homogeneous structure based on thin-
body Schottky barrier technology and may therefore be considered to be representative of end-of-
roadmap systems.  Parts of this work have been published in [231], [256] and [257]. 
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The approach taken here has involved a hierarchical device-circuit-architecture simulation where 
each level builds on the previous, thus ensuring the validity of the final architectural models.  The 
overall objective has been to explore the operation and ultimate scalability of this nanoscale 
reconfigurable system beginning with physical TCAD modeling, via SPICE simulation and 
culminating in a high-level description implemented in VHDL-AMS, as follows: 
1. TBDGSBSOI TCAD Modeling: at the time that this work was commenced (2002-3), there 
had been little published work from which performance predictions could be made for 
advanced double-gate SOI technology, particularly those with silicide source-drain re-
gions that form the focus of the research here.  This part of the work was intended to de-
termine the likely range of threshold shifts achievable via back gate bias changes and to 
provide a means to approximately “calibrate” the higher level models that were subse-
quently developed. 
2. FDSOI SPICE Models: the TCAD results were used to characterize in general terms some 
University of Florida, level 10 (UFSOI) SPICE models.  Of course, the actual model de-
tails will depend on process characteristics that are unknown at this time.  So the thrust 
here has been to look at the “macro” behavior, especially in the subthreshold region.  
These models supported the development of the reconfigurable array, along with some es-
timates of the power/ performance tradeoffs possible using double-gate technology. 
3. VHDL-AMS Models: the final stage of this work was based on two successively more ab-
stract models of the reconfigurable architecture created using the analog and mixed signal 
description language VHDL-AMS on the Mentor Graphics® ADMS platform.  The key 
objective here was to characterize the power-area-performance tradeoffs for more com-
plex circuits that could not be simulated in reasonable time using UFSOI SPICE.  The 
VHDL-AMS model was used to directly support the analytic scaling model developed as 
part of this work and will be described in Chapter 5. 
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3.1 Thin-Body Double-Gate SOI 
This section examines the basic operation of thin-body (TB), fully-depleted (FD) double-gate 
(DG) silicon-on-insulator (SOI) devices.  These may ultimately become a preferred building 
block due to their potentially superior sub-threshold performance and better control over short-
channel effects.  It appears likely that most applications for double gate transistors will link the 
front and back gates to the same gate voltage as this leads to the best performance as a switching 
device [258].  However, if the two gates can be accessed independently, one can be used to set the 
operating point of the transistor thus affecting the behavior seen at the other gate.  This can form 
the basis of novel circuit operation [259-261]. 
 
Bottom Oxide TOX = 1.5nm 
Top Oxide TOX = 1.5nm 
Gate Length ~10nm 
N+ N+ Undoped 
Silicon Film 
TSi = 1.5nm 
ND = 1020 cm-3 
 
Figure 32. “Canonical” thin-body SOI double-gate NMOSFET  
(from [262]) 
 Figure 32 illustrates a generic planar style of a DG-SOI device based on [262], in which the 
channel is arranged as a horizontal layer of undoped silicon between two vertically opposed gates 
with conventionally doped source and drain regions.  A number of alternative layout styles have 
been proposed, including vertical-channel [263] and finned (i.e. multi-gate) [263].  In a conven-
tional double gate transistor, of the sort that have been used for many years in high frequency 
circuits such as RF mixers and oscillators, for example, the gates are typically separated horizon-
tally and their fields act independently on the channel such that the two gates behave as if they are 
connected in series.  In thick-body DG transistors, even of the general style shown in  Figure 32, a 
localized inversion region exists under each gate and the transistor can be considered to comprise 
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two parallel channels [264].  On the other hand, in thin-body, fully-depleted devices, the gate 
fields interact in the channel and produce novel behavior not seen in conventional transistors. 
 
   
 
 
  
Source/Drain doping conc.   (/cm3) 1e20 
Body doping conc.     (/cm3) 1e13 
Gate length (both)  (nm) 9.0 
Channel thickness  (nm) 9.0 
Gate oxide thickness (both) (nm) 1.0 
Oxide dielectric constant  3.9 
Gate workfunction  (eV) 4.188 
Longitudinal. rel. elect. mass ratio  0.98 
Transversal. rel. elect. mass ratio  0.19 
Conduction band offset (subs.-g) (eV) 3.34 
 
   
Figure 33. Simulated ID-VFG characteristics of an ultra-thin body FD-DGSOI transistor 
showing threshold voltage shift with back gate voltages of +0.5, 0 and -0.5. 
 
 
 
  
Source/Drain doping conc.   (/cm3) N/A 
Body doping conc.     (/cm3) 5e14 
Gate length (µm) 30.0 
Channel thickness  (nm) 1.0 
Gate oxide thickness - top (nm) 50 
Gate oxide thickness - bottom (nm) 62 
Oxide dielectric constant  3.9 
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Figure 34. Measured ID-VG1 characteristics of DGSOI transistor, TSI = 1nm. 
Data from [111] for 0<VG1<1, VD=50 mV, VG2 as shown.  In this case, TOX = 50nm. 
 Figure 33 illustrates this basic idea for the “canonical” device of  Figure 32 with an intrinsic 
silicon channel (Na ≈ 1015cm-3) and conventionally doped source/drain regions.  The plots were 
derived using NanoMOS 3.0 using a quantum ballistic transport model with the parameters shown 
in the adjacent table.  NanoMOS is a 2-D simulator for thin body, fully depleted, double-gated n-
MOSFETs available at nanohub.org [265].  The ID–VG curves are shown for back-gate voltages 
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(VBG) of -0.5, 0 and +0.5, VDD = 0.5V.  It can be seen that the device exhibits a threshold shift at 
the front gate of approximately ±300 mV when the back-gate voltage is moved between ±0.5V. 
This can be compared with  Figure 34 which shows data from an experimental n-type SOI transis-
tor with a 1nm thick intrinsic channel described in [111].  In this particular device, the body oxide 
could not be thinned below 62nm, so the top oxide thickness was grown to 50nm.  The other 
parameters, where available, are listed in the accompanying table.  This has resulted in a lower 
sensitivity to the back gate voltage, but a strong threshold effect is still clearly visible. 
3.1.1 Thin-Body Silicide Source/Drain Devices 
As previously described in Section  2.3.2, Schottky barrier MOSFETs employ metal silicides to 
form the source and drain regions so that electron confinement can be achieved without the need 
for doping in either the channel or the source/drain regions.  Compared with conventional devices 
SB-SOI exhibits several advantages, including the elimination of punch-through and latch-up. It is 
therefore likely to support scaling to sub-10nm dimensions.  At these dimensions, the channels 
would effectively become undoped silicon wires with regular silicide patterns forming the 
source/drain regions and it may be possible to approach densities of 108 gates/mm2.  For this 
reason ultra-thin body, Schottky-barrier SOI was considered to be an ideal technology on which 
to base an evaluation of homogeneous reconfigurable meshes at nanoscale dimensions.  Although 
examples of planar Schottky devices have been reported in the literature, and there have been a 
number of conventionally doped double-gate silicon devices developed, no examples of double-
gate Schottky technology have been fabricated to date.  Thus the objective of this part of the 
research was to determine their likely characteristics, especially with respect to drive current (ID), 
∆VTH/∆VG and ∆S/∆VG and whether these would support the proposed reconfigurable platform. 
3.1.2 TCAD Modeling of TB-DGSOI 
Thin-body double-gate p and n-type silicide S/D devices of the general form shown in  Figure 35 
were analysed with a commercial TCAD simulator 5 using classical drift-diffusion models.  These 
                                                          
5
 Atlas/SPisces - Silvaco Inc. 
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models have been shown to be sufficiently accurate to around TSI = 5nm [266], the limit of the 
work described in this dissertation.  The devices were set up with uniform, lightly doped channels 
(ND = 1015 cm-3) and with source/ drain regions formed from ErSi1.7 (n-type: barrier height φBN = 
0.28eV above Si) and PtSi. (p-type: φBP = 0.23eV).  The gate work function (ψ) was adjusted to 
give the desired threshold voltage at VBG = 0.  The interface between the intrinsic silicon channel 
and the silicide source and drain regions was assumed to be atomically abrupt and the default gate 
length was fixed at 4tSI, (i.e. typically >20nm) to maintain good gate control and to reduce short 
channel effects that would unnecessarily complicate the analysis.  The input decks for all of these 
experiments have the same form as that shown in Appendix A. 
 
Gate Oxide SiO2 
TOXF = TOXB = 1.5nm 
Metal gates:  
ψ =variable 
 LGATE = 4 x TSI 
 
ErSi1.7 
Si channel 
TSI = 5-30nm 
ND = 1015 cm-3 
ErSi1.7 
GB 
GF 
S D 
Sidewall 
Oxide 
Self-aligned erSi S/D 
φBN =0.28 
 
Figure 35. Simplified view of a double-gate n-channel TBFDSBSOI transistor. 
The general topology is the same as in  Figure 32.  The p-type uses PtSi source/drain. 
  
(a) (b) 
Figure 36. Simulated ID/VFG Characteristics with -1.0≤ |VBG| ≤1.0 (a) P-Type; (b) N-Type. 
In both cases, |VDS|=1.0V, TSI=4nm, ψG=4.7. 
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The simulated results for both the P-type (PtSi S/D) and N-Type (ErSi S/D) ( Figure 36) confirm 
that the behavior of this SB double-gate system is similar to its conventionally doped counterpart 
(cf.  Figure 33).  One significant difference is that the saturation current density of the Schottky 
barrier device is up to three orders of magnitude lower.  It an also be seen that a ±1V shift in the 
back-gate bias is sufficient to change the subthreshold current by more than three orders of mag-
nitude in both cases. 
A Note on Threshold Voltage Extraction in TBSOI 
The analysis in this work relies on the extraction of accurate threshold voltage figures from the 
TCAD simulations of the ultra-thin-body Schottky barrier devices over a wide range of bias 
conditions.  A number of existing methods were tested against the simulation data, including the 
conventional constant-current and linear-extrapolation methods, the transconductance change or 
second-derivative method (i.e., 2 2max( / )TH D GV d I dV≈ ) [267] as well as some more complex 
methods (e.g. as proposed in [268], [269] and [270]).  Of these, only the transconductance change 
method appeared to correctly handle the volume inversion behavior of double-gate MOSFETs 
[271], as well as being robust in the face of other effects such as interface states, mobility degra-
dation and parasitic resistance [270]. 
This thesis work primarily takes a comparative approach, in that the threshold voltages are typi-
cally normalised to a reference value.  Thus, the primary criterion was that the threshold extrac-
tion method gave consistent and comparable results across the expected range of bias voltages and 
drain currents, as opposed to requiring the correct absolute value.  As the I-V curves of these 
nanoscale devices tend not to behave as “regularly” as conventional transistors, the constant-
current and linear extrapolation methods did not give reliable results.  On the other hand, while 
the second derivative method was relatively easy to implement and gave repeatable results, it has 
a tendency to amplify inaccuracies in the measurement of the subthreshold slope, especially 
numerical errors in the simulation. 
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(a) (b) 
Figure 37. DI  and 
2 2/D Gd I dV  vs. VFG  
for (a) VBG=0V and (b) VBG(p)=+1V; VBG(n)=-1V. 
 Figure 37 illustrates threshold extraction based on two methods: the extrapolation of the 
DI curve to the VG axis and the maximum value of the 
2 2/D Gd I dV  waveform.  There are two 
major difficulties with applying the linear extrapolation method here.  Firstly, the use of the DI  
curve is based on the assumption that the quadratic (Shockley) model holds, which is increasingly 
inaccurate in nanoscale devices.  More importantly, difficulties in consistently selecting an appro-
priate value of the maximum slope resulted in non-monotonic threshold values when the extrac-
tion was performed automatically (e.g., using the built-in measurement tool within the Atlas 
TCAD simulator).  The second derivative curve show a strong peak at the nominal threshold 
voltage (where it exists in the measurement range) but also suffers from a severe amplification of 
noise on ID (see, for example, VFG > 0.7V for the n-type transistor in  Figure 37). 
In this application, the bias on the second gate can push the threshold well outside the range of the 
ID curve, so it is possible for artefacts on the second derivative curve to be misinterpreted.  In all 
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of the work that follows, a “hybrid” method was used.  Linear extrapolation positioned the 
threshold within a range of “likely” values and the peak of 2 2/D Gd I dV  then identified the actual 
threshold.  Where simulation artefacts arose, such as the double peak in  Figure 37b, an average 
value was used, so that the accuracy depends on the number of samples derived during simula-
tion.  It was found that a gate voltage resolution of 10 mV offered a reasonable compromise 
between accuracy and simulation time. 
A Note on Quantum Correction 
The finite ground-state electron energy (approximately proportional to 21/ OXT ) will result in a 
significant threshold voltage shift for thin-body devices [272].  Where the silicon film thicknesses 
is in the region of 5nm or less, VTH will be higher than predicted by classical models.  For exam-
ple, the simulations of [273] showed a 20–25% reduction in ID(sat) when quantum considerations 
were included, from which it was inferred that the threshold voltage increased with quantization.  
Similarly, the density-gradient quantum correction method used in [274] resulted in current drive 
predictions up to 60% less than classical models.  On the other hand, these experiments as well as 
the preliminary NanoMOS simulations undertaken for this work (e.g.,  Figure 33) indicate that, 
while the absolute values of VTH and ID(sat) may change, the overall shape of the I-V characteris-
tics remains largely the same.  The drift-diffusion models built into the Atlas simulator were 
therefore considered to be sufficient for this work. 
3.1.3 Threshold Behavior of Thin-Body Devices 
 Figure 38 shows the sensitivity of the threshold voltage (as seen at the front gate) to the back gate 
bias for various values of channel thickness (TSI) between 5nm and 30nm for the “canonical” 
double-gate device of  Figure 35.  The threshold values have been normalized such that ∆VTH = 0 
at VBG = 0.  These plots are for the n-type transistor, but those for the p-type have an identical 
form.  It can be seen that as the channel thickness is reduced the threshold sensitivity increases to 
a point where at TSI = 5nm, setting VBG = -1V can produce ~0.45V shift in threshold voltage.  A 
shift of similar magnitude is observed for the p-type device at VBG = VDD+1.   Figure 39 plots the 
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same data vs. TSI over the range -1.0 ≤ VBG ≤ 0.0 so that the increased sensitivity (i.e., the slope of 
∆VTH/∆VBG) with reducing channel thickness can be more easily seen. 
 
Figure 38. Threshold voltage change (∆VTH) vs. back gate voltage 
at various TSI for the n-type device of  Figure 35.  The P-type device characteristics are similar. 
 
Figure 39. ∆VTH vs. silicon film thickness, 5nm≤TSI≤30nm. 
 
In the ground-plane mode (i.e., with the back gate at a fixed potential), the behavior of the sub-
threshold slope (S) is similar to that of planar devices and is given by [275]: 
 
S
OXF
CkTS ln(10) 1
q C
 
= + 
 
 (3.1) 
Thin-Body Double-Gate SOI 
A Double-Gate Reconfigurable Platform  87 
where: COXF = the front gate oxide capacitance ≈ εOX/TOXF and CS is the effective body capaci-
tance between the inversion layer and the back gate: CS ≈ εSI/TSI if the back surface is in accumu-
lation, and CS = CSICOXB/(CSI+COXB) in depletion.  Substituting εSI ≈ krεOX, (kr = εSI/εOX ≈ 3 for 
SiO2), the slope becomes: 
 60 1    / .r OXF
r OXB SI
k TS mv decade
k T T
 
≈ + 
+ 
 (3.2) 
The term krTOXB becomes zero if the back surface is in accumulation.  In [111], it is shown that 
for ultra-thin body devices (e.g. TSI < 3nm), it is more-or-less impossible to bias the back surface 
in accumulation as the required voltage (given approximately by CSI/COXB) is very large and 
would cause the failure of the oxide. 
While reducing the body thickness increases the threshold sensitivity (∆VTH/∆VBG), (3.2) implies 
that it also degrades the subthreshold slope.  To maintain S < 100 mV/decade at TSI = 5nm would 
require the effective oxide thickness to be less than 1nm, resulting in manufacturing difficulties, 
high gate tunneling currents and oxide reliability problems.  While it is theoretically possible for 
DG-SOI transistors to approach the ideal subthreshold slope for MOS (~60 mV/decade) when 
used in double gate mode (both gates driven together), this is not the case for the ground-plane 
mode (see (2.15), page 37).  No device fabricated to date has achieved this figure.  The YbSi2-x 
S/D bulk device described in [276] achieved S = 75 mV/dec., while more typical values (e.g. 
[277], [278]) range between 100 and 150 mV/decade (i.e. CS/COX between 0.6 and 1.5).  It is 
suggested in [266] that this restricts the VTH tuning range (e.g. to |∆VBG| < 0.25 in that study).  
However,  Figure 40 shows that useful subthreshold leakage reductions can still occur well outside 
this range for thin-body devices with TSI in the range of 5–10nm. 
Although the sensitivity of the subthreshold shift to back-gate bias (∆VTH/∆VBG) increases mono-
tonically with reducing TSI, the interaction between ∆S/∆VBG and ∆VTH/∆VBG results in the mini-
mum absolute subthreshold current being achieved at TSI = 10nm.  Equation (3.2) also implies 
that moving to hi-κ gate dielectrics (as well as serving to reduce gate leakage) can significantly 
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improve S.  For example, with HfSiO4 (εr > 12), kr in (3.2) will become less than 1.0 and the 
worse-case slope will reduce to approximately 78 mV/decade, although this is likely to be at the 
expense of increased short channel effects [279]. 
 
Figure 40. TCAD simulated log(ID) vs. VFG (n-type) for various body thickness values (TSI). 
ID has been normalized to its value at VFG=1V, showing the relative effect on IOFF achieved with a 
–1V shift in VBG.  VDD=1V, and the initial threshold voltage for each curve (at VBG=0) has been 
set to approximately 0.2V. 
3.2 Physically Based SPICE Models for TB-SOI 
In the second stage of the simulation, the TCAD results for devices with TSI = 5nm were used to 
approximately calibrate full-depleted UFSOI SPICE models (University of Florida, level 10) 
[280].  All of the following simulations were run on nanohub.org [265].  The UFSOI models are 
charge-based with five terminals (two gates, source, drain and a reference bulk), and were used in 
their floating-body mode.  The objective here has been to determine the fundamental power-
performance tradeoffs in simple CMOS circuits.  To achieve this, the SPICE models were applied 
to a number of static circuits with the general form shown in  Figure 41.  The simulated ID vs. VG 
for both p and n-type devices with TSI = 5nm, TOX = 1.5nm is shown in  Figure 42 along with data 
from fabricated p-type silicide devices reported in [281] and n-type from [71] that have been 
included for comparison.  Two examples of specific SPICE input decks can be found in Appendix 
B. 
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Mode VGB(p) VGB(n) 
Low 
Threshold 
1V 0V 
High 
Threshold 
+2V -1V 
 
   
Figure 41. The general form of the double-gate CMOS transistor stack. 
 
 
Figure 42. SPICE simulated ID vs. VGS for p and n-type double gate silicide S/D devices  
TSI=5nm, TOX=1.5nm; W/L=3.  High Threshold Mode (open triangles) VDD=1.0;  
VBGP=2.0, VBGN=-1.0; Low Threshold Mode (filled diamonds) VBGP=1.0, VBGN=0.   
Data from fabricated p-type silicide devices reported in [281] and n-type from [71]  
are included for comparison (open circles). 
The ID-VFG characteristics derived using these SPICE models ( Figure 42) exhibit the same general 
shape as the curves of  Figure 36 and it can be seen that shifting the bias on the back gate (VBG) by 
1 volt above VDD or below ground shifts the value of IOFF (ID at VGF = 0) by approximately the 
same amount as determined previously in the TCAD simulations.  For these particular devices, 
this is equivalent to increasing |VTH| by just over 0.3V.  VBGP = VDD (p-type) and VBGN=0 ground 
(n-type) sets the circuits into its low threshold/high performance (and high power) mode, while 
VBGP = VDD+1V and VBGN = –1V sets the high threshold/low power mode ( Figure 41). 
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Mode IOFF (A/µm) TP (pS) 
High speed – low threshold 5 x10-7 100 
Low power – high threshold 1.1 x 10-11 490 
LSTP 2018 target 1 x 10-10 10 
Figure 43. Basic inverter characteristics (FO-4):  
Curve 1 = high-speed mode; curve 2 = low-power mode.  Also shown are the average  
IOFF and average FO-4 propagation delays for both modes.  The ITRS 2018 low standby  
power and delay targets for a single nMOS device are included for comparison. 
The impact of this shift in threshold is shown in  Figure 43 for a simple inverter circuit (long 
channel, L = 0.33µm, WN = 1.0µm; WP = 2.0µm; VDD = 1.0, VTH ≈ 0.3; FO-4).  In this example, 
the ratio of IOFF between the two modes is more than 5x104.  At the same time, the average FO-4 
delay, TP = (TPLH+TPHL)/2, increases by a factor of almost five.  Whereas the standby current in 
this case is an order of magnitude below the ITRS 2018 target for low standby power technology 
(at VTH = 0.4V), the nominal saturation drive current of these silicide S/D devices is 11 times 
lower (~90µA/µm vs. 990µA/µm), implying that the FO-4 delay will be at least an order of mag-
nitude greater than the ITRS target at the same fanout.  To achieve low standby power at the same 
time as high performance using a fixed VTH would require an almost ideal value of subthreshold 
slope.  On the other hand, uncoupling these two objectives, so that power and subthreshold leak-
age may be optimised separately, will significantly relax this subthreshold slope target. 
In a typical realisation of the dual-gate SOI transistor, the back gate presents a load to the bias 
circuit that is approximately the same as that of the front gate.  Switching between modes can 
therefore occur at normal circuit rates with minimal disruption to the operation of the circuit.  In 
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the 2-input NAND gate example shown in  Figure 44, the back gate biases were switched from 
high to low power modes at 18nS with a rise time of 500pS.  The table in  Figure 44 shows the 
impact on the propagation delay and the subthreshold leakage.  In the application envisaged here, 
the low-power delay times might be considered to be irrelevant as the gates will not be operated 
in this mode. 
 
Subthreshold Leakage (nA)  
Mode 
 
TPHL (nS) 
 
TPLH (nS) 00 01 10 11 
Low threshold 0.32 0.37 536 1090 1090 3500 
High Threshold 0.58 0.83 0.067 0.134 0.127 0.162 
Figure 44. 2-NAND gate characteristics (all transistors: L=350nm, W=1.4µm). 
Mode switching from high speed to low power occurs at T=18nS.  For clarity, only one input 
waveform is shown.  The table shows the propagation delay times along with the subthreshold 
leakage for each input logic state. 
Table 7 Subthreshold leakage power vs. supply voltage, 1-bit CMOS full-adder  
( Figure 45) under various threshold scaling regimes; TSI=5nm; ∆VBG=±1V. 
 
Scaling 
 
 VDD
 
 VTH
 POFF (µW) 
(high-P) 
POFF (nW)
(Low-P) 
Power  
Ratio  
1.0 0.15 28 5.5 5.5x103 
0.8 0.14 22 1.6 1.3 x103
 
ITRS HP logic 
0.7 0.13 8.75 3.0 2.8 x103
0.7 0.22 6.4 0.5 1.3x104 
0.6 0.19 7.8 1.0 7.8x103 
 
ITRS LOP 
0.5 0.17 7.0 1.0 7.0x103 
1.0 0.2 17 1.8 9.4x103 
0.8 0.2 9.5 1.1 8.9 x103
 
Fixed VTH 
0.7 0.2 8.5 0.9 9.3 x103
 
The results for a more complex circuit are shown in Table 7, in which a conventional 28 transistor 
static CMOS full-adder [282] ( Figure 45) has been analysed over a range of supply and threshold 
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values.  The threshold values shown here are for the nFET at 0V back-gate bias (the devices are 
symmetrical).  The first two groups are based on the supply and threshold targets for the ITRS 
high-performance and low-operating power technologies from 2010 through 2018.  Using a ±1V 
shift in back gate bias achieves an approximate shift in threshold of 0.45V (relative to the values 
listed in the table).  As a result, IOFF is typically reduced by a factor of more than 103 in these 
examples. 
 
Sum 
Co 
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B 
CIN 
B A 
B 
B 
A A 
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A 
B 
CIN 
CIN 
B 
A 
A B 
 
Figure 45. 28 transistor static CMOS Full Adder circuit 
 
3.3 A Reconfigurable Array based on TBDGSOI Devices 
The previous section illustrated the magnitude of the power reductions that can be expected from 
TBDGSOI devices by shifting the threshold voltage between active and standby modes.  As the 
switching threshold of a CMOS logic gate is also a function of VTH, low-power operation can be 
combined with an ability to functionalize a reconfigurable structure.  This section describes the 
structure and operation of a proposed reconfigurable platform based on these Schottky barrier 
devices.  The objective here has been to develop a plausible model of an end-of-roadmap system 
in order to evaluate the likely performance of architectures mapped to mesh-connected arrays of 
this type. 
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3.3.1 Reconfigurable Double-Gate Cell 
 Figure 46 shows the simulated DC transfer characteristics of an inverter circuit formed from these 
DG transistors in which the two back gate connections are tied together such that the threshold 
voltages of the p and n-type transistors shift in opposite directions for a given change in bias 
under five operating conditions (VG2 = 1.5, 0.5, 0, -0.5 and -1.5, VDD = 1V, no load).   
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V G 2  = +1.5V  
V G 2  = +0.5V  
V G 2 = -0.5V  
1.0 
 
Figure 46. DC transfer characteristics of a variable switching threshold inverter 
with VG2 = 1.5, 0.5, 0, -0.5 and -1.5, VDD = 1V, no load. 
This simulation verifies that altering the back gate bias moves the switching threshold of the 
inverter such that, at the two extremes, the output stays high (Vo>0.8V) or low (Vo<0.1V) while 
for back-gate values around 0V, the output switches symmetrically.  The DC transfer curves 
( Figure 46) are similar in general form to the characteristics of the planar “ground plane” (GP) 
CMOS inverter described in [179] and match fairly closely the relationship between the back gate 
(VG2) bias and the shift in switching point observed in that study.  
The static subthreshold current for the inverter of  Figure 46 are listed in Table 8.  In the first three 
rows the back gate voltages are coupled and set between -2 and +2, whereas the second three 
entries have separate back-gate voltage entries.  It can be seen that back-gate voltages of +1 (p) 
and 0 (n) result in an active mode with more symmetrical subthreshold currents and also allow the 
gate to be placed in a standby mode (final row) in which the subthreshold currents are almost four 
orders of magnitude lower than in the active mode.  These results indicate that for this 5nm de-
vice, setting the back-gate voltages to between ±1V (nMOS) and VDD±1V (pMOS) will be suffi-
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cient to both functionalize the device between active, standby and fixed output, and to constrain 
the static power levels of the gate. 
Table 8 Subthreshold current vs. back-gate voltage for a simple inverter. 
VIN 
(V) 
VOUT 
(V) 
VBGP 
(V) 
VBGN 
(V) 
Comments ISUB 
(A)  
0 1 3.19E-16 
1 1 -2 -2 
Back-gates tied 
VOUT high 3.60E-07 
0 1 8.41E-07 
1 0 0 0 
Back-gates tied 
Active mode 2.42E-05 
0 0 2.42E-05 
1 0 +2 +2 
Back-gates tied 
VOUT low 1.14E-11 
0 1 1.13E-11 
1 1 0 -1 
Back-gates separated 
VOUT high 2.20E-05 
0 1 8.41E-07 
1 0 1 0 
Back-gates separated 
Active mode 1.93E-07 
0 0 2.40E-05 
1 0 +2 +1 
Back-gates separated 
VOUT low 1.14E-11 
 
VIN VOUT 
VBGN 
VDD=1V 
VBGP 
 
Wp=2Wn=2µm, 
Lp,n=330nm 
0 1 1.13E-11  
1 0 +2 -1 
Back-gates separated 
Standby mode 1.14E-11  
 
This basic mechanism can now be extended to form more complex logic circuits.  The circuit of 
 Figure 47a is essentially a 2-input NOR gate (2-NOR) in which each transistor is controlled by an 
individual back gate bias voltage (shown as black squares on the diagram).  In normal operation, 
the switching threshold seen at each gate is set to about VDD/2.  Moving this switching point to 
>VDD (as in Table 8) effectively disables that input (i.e., the gate becomes insensitive to that line).  
In this NOR configuration, setting the switching thresholds of all inputs >VDD will cause the 
output to become unconditionally high while if any input is set < 0V the output will be uncondi-
tionally low. The table in  Figure 47a describes the set of logic functions that can be developed 
using this technique.  A pair of adjacent cells will support a generalized NOR-NOR LUT structure 
that can derive any sum-of-products logic function of an arbitrary set of its inputs. 
The circuit of  Figure 47b is a reconfigurable pass-gate/inverter block.  In this case, the back-gate 
bias states may activate either the pass-gate or the inverter or neither.  As such, the circuit can be 
used to transfer a signal (bidirectionally) or its complement (in one direction only) between adja-
cent cells or alternatively to provide isolation between the cells. 
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(a) 
 
(b) 
Figure 47. TB-DGSOI transistor circuits 
(a) Configurable 2-NOR Gate; (b) Configurable Inverting/Non-inverting Pass-gate 
Using Chen’s saturation drain current model described previously in Section  2.5.1, and equating 
the drain current in the usual way [283], an approximate formula for the switching threshold of 
each NOR gate or inverter is given as: 
 
1 1/
1 1/
( )( )
1
THN r DD THP
SW
r
V n K V VV NOR
n K
α
α
−
−
+ +
=
+
 (3.3) 
where VTHN(P) is the threshold voltages for the N (P) devices, n is the number of transistors in the 
stack (e.g., n = 1 for an inverter, ≥2 for a NOR stack) and Kr = KP/KN.  Thus, Kr will be a function 
of the transistor gain ratio, given by ( / ) /( / )P NW L W L  and the relative mobility values.  In the 
case of the Schottky devices considered here, the effective mobility of the pMOS devices is 
greater than that of nMOS due to the lower barrier height of PtSi (0.23V vs. 0.28V for ErSi1.7).  It 
can be seen from (3.3) that for the symmetrical threshold case (|VTHN| = |VTHP|), the switching 
threshold (VSW) becomes VDD/2 when n-1Kr1/α = 1 and thus Kr = nα.  Further, VSW ≥ VDD when: 
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1 1/
THN r THP DDV n K V V
α−+ ≥  (3.4) 
and VSW ≤ 0 when: 
 
1 1/
THP r THN DDV n K V V
α−+ ≤ −  (3.5) 
Equations (3.4) and (3.5) illustrate two important points about this array.  Firstly, as the supply 
reduces with scaling, the range of threshold shifts that will be required to configure the array will 
also scale down. Secondly, although the optimum value of Kr (i.e., such that / 2SW DDV V= ) is 
related to α, in common with all static gates we can adjust Kr over a wide range with a minimal 
effect on VSW (but with an effect on performance [283]).  It is also possible to achieve a shift in 
the switching threshold across the range VDD to 0V with ∆VTH ≈ ±0.45V.  For the devices in 
 Figure 47a and  Figure 47b, this would mean modulating the front gate by approximately ±1.3V. 
The simulations described in Section  2.8 predict that a ∆VTH/∆VFG of ±0.45V can be expected 
with ultra-thin body (i.e., Tbody = 5nm) DGSBSOI with TOX = 1nm.  Thus, gate biases in the range 
±1V to ±2V, that are also compatible with oxide reliability [172], will be sufficient to configure 
the array.  As a final note, an advantage of this organization is that complementary operation is 
maintained regardless of the logic configuration. 
Threshold Variability Effects 
As the functionality of the array depends on the relative threshold voltages of the p and n, it will 
also be sensitive to the various sources of threshold variability outlined in Section  2.3.3.  The 
worse-case effect will occur in (3.3) when the two thresholds VTHN and VTHP are both offset in the 
same direction and to their maximum value.  With VTHN = -VTHP, (3.3) becomes: 
 
'
'
( ) ( ( )
1
TH TH FG r DD TH TH FG
SW
r
V V V K V V V VV
K
ε ε+ + ∆ + + − + + ∆
=
+
 (3.6) 
where Kr’ = n-1Kr1/α, εVTH is the offset from VTH due to manufacturing spread and temperature 
and ∆VFG is the effective (configuration) threshold shift due to the front-gate bias changes.   
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From (3.6), it can be seen that the overall impact of both variability and transistor gain ratio will 
be to increase the front-gate bias required to set a given switching threshold, VSW.   Figure 48 
shows the switching threshold offset over Kr’ at ∆VFG = 0.  As Kr’ decreases, a greater range of 
∆VFG is needed to overcome the increasing asymmetry in the switching point.  For example, to 
achieve VSW = VDD with εVTH at +25% from the nominal threshold with K’ = 1 requires a normal-
ized bias voltage (∆VFG/∆VDD) of just under 0.64, whereas at Kr’ = 0.5 this increases to around 
0.7.  Assuming that ∆VTH/∆VFG ≈ ±0.45V as previously, this raises the required configuration bias 
from around ±1.3V to approximately ±2.0V. 
 
Figure 48. Normalized |∆VFG| vs. Kr’ required to achieve VSW=VDD or 0V at εVTH=±25%. 
 
3.3.2 Reconfigurable Array Topology 
Having created what is, in essence, an undifferentiated leaf-cell, the question remains as to the 
best way to deploy it.  A detailed study of the various options is outside the scope of this work, 
which is aimed at a more abstract analysis of the performance of this homogeneous reconfigurable 
computing fabric.  Instead, it is simply noted that various studies of reconfigurable systems such 
as FPGAs [284-286] and their interconnection structures [287-289] have indicated that a LUT 
size of between 4 and 7 inputs appears to offer an optimum area-delay tradeoff over a range of 
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applications.  Similar studies on multiple output LUTs [290, 291] showed that a 4-input LUT 
gives the minimum area while in [292] He and Rose suggest that a mixture of different sized 
LUTs (for example 4-LUTs and 6-LUTs) may provide a better tradeoff between speed and den-
sity.  More recently, an analysis that focused on yield and leakage [293] found that in FPGA 
devices with multiple supplies or power gating, a 4-LUT resulted in the highest leakage yield, 
whereas a size of seven gives the highest timing yield.  That study recommended a LUT size of 
five as a good compromise between leakage and timing yield.  In the following, a 6x6 logic block 
has been chosen as two adjacent blocks are then sufficient to implement either a small state ma-
chine structure such as a D-type flip-flop or transparent latch, or a conventional arithmetic circuit 
such as a single-bit full adder. 
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Figure 49. An example reconfigurable cell based on a 6x6 NOR organization. 
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A Basic Reconfigurable Block 
The basic logic block ( Figure 49) is arranged as a 6-input, 6-output NOR array with each (hori-
zontal) output terminated in a configurable inverter/3-state interface described previously in 
 Figure 47b.  Other organizations (e.g. NAND) are possible with simple modifications to the 
internal connections of the array.  In this case, a NOR topology was chosen as, unlike its planar 
counterpart, the effective mobility of the SB p-type transistor mobility is higher than that of the n-
type, potentially leading to a more compact implementation.  As outlined above, the interface 
circuit serves a number of purposes.  In its off-state, it decouples adjacent cells and determines the 
direction of logic flow.  Configured as an inverting driver, it supports the creation of more com-
plex logic functions and, just as importantly, provides a buffer function that will allow any output 
line to be used as a data feed-through from an adjacent cell.  Finally it can be configured as a (bi-
directional) pass-transistor connection between neighboring cells. 
 
Input lines 
Output Output 
Silicide S/D 
regions Top gates 
 
Figure 50. Simplified symbolic layout of the 6-input, 6-output array. 
 
In the simplified example layout illustrated in  Figure 50, pairs of p and n-type transistors have 
been formed on an array of undoped silicon nanowires by patterning erbium and platinum silicide 
in alternate rows.  An alternative organization might be based on the Opposite Gate FLASH 
configuration illustrated in  Figure 51 [294].  In this case, one gate (the bottom, floating gate in 
 Figure 51) acts as the programming gate such that the change on the floating gate sets the thresh-
A Reconfigurable Array based on TBDGSOI Devices 
A Double-Gate Reconfigurable Platform  100 
old seen at the top gate in the same way as a conventional FLASH.  From an external viewpoint, 
this reconfiguration array appears as a simple 8x8 RAM block and would need to be controlled by 
set of (multi-valued) RAM drivers surrounding the array and forming a link to a reconfiguration 
bit stream.  Each of the 6x6 NOR blocks would require 36x2x2 = 144 bits of reconfiguration data, 
in the same order (on a function-for-function basis) as the several hundred bits required by typical 
CLB structures and their associated interconnects in commercial FPGA devices [19]. 
 
Tunnel Oxide 
Control Gate 
Read Gate 
Source  Drain 
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Gate Oxide 
Coupling Oxide 
 
Figure 51. Layout cross-section of Opposite-Side Floating-Gate FLASH Memory 
(adapted from [294]). 
 
lfb lfb lfb 
lfb lfb lfb 
lfb 
lfb 
 
Figure 52. Simplified partial view of the array connectivity. 
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In  Figure 52, the basic NOR cells are stacked into a regular square array somewhat reminiscent of 
an FPGA, in which each cell has the same functionality regardless of location but without any 
form of hierarchical routing.  The open circles in  Figure 52 represent the pass transistor switches 
connecting adjacent cells, while the black arrows indicate the potential flow directions of the logic 
or interconnect (i.e., with a 90° rotation at adjacent cells).  Pairs of adjacent cells, configured 
together, represent the equivalent of a small LUT with 6 inputs, 6 outputs and 6 product-terms.  
The two local feedback lines (labelled lfb) can be used to form two transparent latches or a single 
edge triggered register.  When configured in this way, a single cell (or a pair of adjacent cells) 
may form logic and/or interconnect, with or without latched/ registered outputs.  Because of the 
regularity of the structure and the adjacent connectivity, the array has the potential to be very 
dense. For example, a 6-LUT cell-pair could occupy around 4–500λ2 (λ = feature size) compared 
with the 6x105 λ2 for a typical 4-LUT estimated in [19]. 
 
 
Figure 53. Generic floorplan of a reconfigurable fabric. 
 
A Reconfigurable Array based on TBDGSOI Devices 
A Double-Gate Reconfigurable Platform  102 
A Proposed Reconfigurable Fabric 
The generic floorplan of  Figure 53 illustrates one way that this array could be combined into an 
overall reconfigurable computing fabric.  This proposal combines ideas from conventional FPGAs 
as well as structured ASIC systems (cf.  Figure 18).  The reconfigurable cells of  Figure 49 are 
arranged in regions that are surrounded by an area containing interconnect drivers linking to both 
local and global lines as well as the configuration infrastructure (decoders, drivers, level shift 
etc.).  The interconnect lines would route over the top of the cells and connect to global I/O cells 
on the periphery of the chip.  Of course, there are many alternatives to this structure but a full 
exploration of these is outside the scope of this work.  A major consideration here is that imposing 
any sort of hierarchical structure on the fabric moves it away from the main objective of this 
research, which has been to investigate the application of homogeneous reconfigurable arrays to 
computer architecture.  Thus, the remainder of this thesis will focus just on the performance of the 
cells within a region. 
3.3.3 Logic and Interconnect Mapping 
A primary characteristic of this organization is that there is little intrinsic difference between logic 
and routing and each cell can be used for both simultaneously.  A range of options available to 
merge logic fanin, fanout and routing are described in general terms below. 
Logic Fanin and Fanout 
The basic layout of each cell comprises six programmable 6-NOR gates.  Input lines that are not 
part of a particular logic mapping on a 6-NOR are set to “don't-care” on that gate by shifting the 
effective switching threshold seen at that input to greater than VDD.  In the example of  Figure 54, 
the nine inputs A…I are partitioned across cells 1, 3 and 5.  Cell 1 creates the logic function 
G+H+I (normal threshold for these three inputs, high |VTH| for the remaining three).  The term is 
then routed across cell 2 and 3 to merge with the terms A+B+C and D+E+F generated by cells 3 
and 5 respectively. The resulting function appears on line ‘Y’ at the output of cell 4 and is then 
transferred to cell 9.  In a similar manner, this term is distributed horizontally to cells 8 and 11 
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where it is combined with inputs routed through 2, 6, 7 and 11. The partial logic terms developed 
in cells 8 and 10 are then transferred via 12 and 14 to be recombined in cell 13 6.  
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Figure 54. Example logic cell and interconnect topologies 
 
 
Figure 55. Simulated transient response of a single 6-NOR pair 
VDD=1.0V; (W/L)P:(W/L)N = 3:1. 
 Figure 55 shows the basic transient response of two consecutive 6-NOR cells for the proposed 
TB-SBSOI device (i.e., with the I-V characteristics given in  Figure 42).  Here, Vo(1) and Vo(2) 
are the outputs of the first and second cells respectively.  Both cells are biased with a single gate 
                                                          
6
 Note that this example is illustrative only and is not intended to represent any particular logic function 
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on such that each cell forms a simple inverter function, representing the worst case falling edge 
delay configuration for this NOR organization. 
Routing 
With some restrictions, signal routing can occur simultaneously in the two orthogonal directions 
within each cell.  Firstly, as the gate lines traverse the entire cell, all input lines automatically 
carry their respective signal across the cell so that they become available to be connected to an 
adjacent cell via pass transistors.  The partial directionality imposed by the inverting interface 
gates means that while the gate line drivers can be configured as either inverting or non-inverting, 
the output connections must be non-inverting (i.e., via the pass-gates).  This is called type 1 
interconnect. 
At the same time, any output line not involved in logic, for which all transistors are biased off (i.e. 
high |VTH|) can also be used to route signals across the cell.  This is called type 2 interconnect.  
Again, the partial directionality of the interface gates requires the input to be non-inverting 
whereas the output connections can be either.  Longer interconnect lines can be formed from 
alternating sequences of type 1 and 2 cells.  These form part of the behavioral abstraction support-
ing the final architectural-level simulations presented in Chapter 5. 
In  Figure 56, a simulation of an interconnect line is shown using the thin-body (TSI = 5nm) 
UFSOI transistor models (see  Figure 42), compared with the performance of a single NOR cell 
driving another identical cell (from  Figure 55).  The line is assumed to be driven from an adjacent 
cell as illustrated in  Figure 56a.  In this example, the inputs A…F have been set to their high-
threshold condition (VBGP = +2,VBGN = -1) and the output line (O_line,  Figure 56a) is driven low 
between T ≈ 1 and 3nS ( Figure 56b).  The input lines A…F are driven low for approximately 
250pS starting at 1.5nS.  It can be seen that the output impedance of the driving inverter domi-
nates and its output swings (low) to almost full rail, independent of the logic levels on the primary 
inputs and with negligible crosstalk from the input transitions.  Cell 4 in  Figure 54 represents an 
example of how this would be applied.  In this particular case, the cell has already been partially 
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used to create a set of intermediate logic terms and is then used to transfer the signal ‘X’ vertically 
to cell 9, from where it continues through to cell 13. 
 
VDD 
gnd gnd O_Line gnd 
A 
VDRV 
cell cell 
Gate line 
B C D E F 
NOROUT 
 
(a) 
 
(b) 
 NOR Logic Interconnect 
TPHL 980ps 310ps 
TPLH 524ps 300ps 
TP 752ps 305ps 
(c) 
Figure 56. Interconnect signals compared to basic NOR operation. 
(a) Interconnect Circuit; (b) Interconnection waveforms. (c) Propagation delay. 
The propagation delays for these interconnection and logic signals ( Figure 56c) show that each 
segment of interconnect (O-Line ) would add in the range of 13% to 18% to the basic logic delay.  
As the interconnection line capacitance is small in these locally connected cells, this is due simply 
to the ratio of the load capacitances: six gate loads in the case of a standard logic cell compared 
with a combination of a metal interconnection line and seven drain connections in the pass-
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through connections.  In Chapter 5 a worse-case lower bound of about 20% will be used for the 
relative delay between interconnect and logic. 
Finally, the logic in each cell can be set up to be equivalent to a 6x6 universal routing block.  
These corner routing cells (e.g., cells 7 and 11 of  Figure 54) may be inverting or non-inverting (or 
more correctly, twice inverting) and can be cascaded in two directions.  These are termed type 3 
interconnect although they are essentially indistinguishable from logic cells.  The overall result is 
a flexible organization that supports fine-grained tradeoffs between logic and routing.  Unfortu-
nately, this level of flexibility is also likely to make the task of automatic place and route ex-
tremely difficult and it is therefore unlikely that every individual cell would be able to be opti-
mally configured at all times. 
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Figure 57. A configured logic cell forming a 3-LUT and Flip-Flop. 
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3.3.4 Combinational/Sequential Logic Mapping 
In  Figure 57, one functional pathway in a typical FPGA has been implemented to illustrate how 
the logic mapping in the proposed scheme compares to that of a conventional FPGA.  The filled 
dots in this figure represent p-n transistor pairs that have been enabled.  The remainder is config-
ured off.  Four of the NOR-cells form a 3-LUT (2 cells) plus an edge-triggered D-type flip-flop (2 
cells).  As the right-most LUT cell uses only four NOR-term lines, the remainder of that cell is 
used to bring in the reset line connection and to develop the complementary clock signals.   
 
Figure 58. Simulated D-type FF operation. 
 
The edge-triggered D-type equations were developed using conventional asynchronous circuit 
techniques and the simulation results for D-type FF ( Figure 58) were derived using the UFSOI 
SPICE models.  The two state variables, mapped onto the local feedback lines are given by: 
 
1 1 0 1 0
0 0 0
( ) ( ) ( )
( ) ( ) ( )
q q clk q clk q q
q D clk q clk D q
= + + + + +
= + + + + +
 (3.7) 
and 1q  maps directly to the output (Q).  Other state machines of equivalent complexity, for ex-
ample level-triggered (transparent) latches, can be built using the same number of cells.  The 
SPICE input decks for both  Figure 56 and  Figure 58 can be found in Appendix B. 
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 Figure 59 extends this slightly to illustrate the formation of a cascaded data path.  The sharing of 
terms between the sum and carry allows a full adder to be implemented in just five terms.  Thus, 
if the two horizontal connections between adjacent cells are used to transfer the ripple carry 
between bits of the adder, each bit will fit within one 6-NOR cell pair.  These layouts are reminis-
cent of the sort derived from an ASIC module generator  [295] or a “sea-of-gates” gate-array 
implementation.  Conversely, in a standard cell ASIC environment, it would make little sense to 
decompose to the level of NOR gates , as it would be likely to result in a very inefficient structure 
dominated by interconnect.  
 
Carry in 
Acc + 
Ci0 
Ci0 
A0 A0 A1 A1 
C0 A 
Register 
block CLK CLK C0 A CLK CLK 
Ripple-carry 
adder 
Ci2 
Ci2 
AN..0 
CLK 
 
Figure 59. Simple data path example with cascaded cells (2 bits shown) 
 
Of course, specialized support hardware such as fast carry chains will not be available in this 
organization.  However, it should be noted that conventional high-level synthesis tools (VHDL, 
for example) take a generalized approach and tend not to use these specialized structures, except 
perhaps as part of a device-specific module generation process.  Further, there is already evidence 
(e.g. [296]) that functionality of this sort will be less effective when interconnection delay domi-
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nates and simpler techniques such as serial arithmetic [297] may exhibit similar levels of per-
formance. 
3.3.5 Registered or Non-Registered Logic? 
Since research such as reported in [284] showed how the presence of a flip-flop in a logic block 
would reduce overall chip area, most fine-grained reconfigurable systems include at least one 
latch and/or flip-flop as part of their logic cell structure.  A recent exception is the “ProASICPlus” 
Flash-based family from Actel [131], that combines a “sea-of-tiles” core architecture with a four-
level interconnect hierarchy.  Each tile in the core has four inputs and can be configured as either 
any three-input logic function (except, surprisingly, XOR) or a state element comprising a latch or 
D-type with set or clear [298]. 
 
K-input 
Logic Block 
BA x 2k 
+ 
Fixed Area 
W Tracks 
√BA 
√LBA W√BA 
Area= 
W2BA 
Area= 
W√BA√LBA 
Area=W√BA√LBA 
 
Figure 60. Interconnect area model of Rose et al. 
adapted from [284]. 
The original experiments in [284] were based on the area model shown in  Figure 60 for which the 
routing area is given by 2 2W BA WS BA+ , where BA is the area required to store one bit in the 
given technology (bit-area), W is the width of the adjacent routing channel and 
S = Logic Block Area .  As the dominant term here is W2BA, the routing area will be approxi-
mately proportional to W2 (in units of bit-area, proportional to technology).  Rose et al. found 
that, by removing the register and its associated multiplexers, the logic block size could be sub-
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stantially reduced (by up to a factor of 2.5).  However, this required an increase in the overall 
number of logic blocks in a typical design (between 1.4 and 2.3 times) that had the “flow-on” 
effect of increasing the required wire length and therefore the number of interconnect lines (W) 
per channel. 
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Figure 61. Modified interconnect area model  
based on the assumption of fixed routing width. 
This is illustrated in  Figure 61 where the logic block area has been reduced to half its original size 
(shown as LBA/2, where LBA is the original logic block area) then duplicated.  The interconnect 
width becomes NDW BA , where WND (>W) is the width with no D-type.  As a result, the routing 
area per logic block becomes 2 / 2ND NDW BA W S BA+ , consistent with [284] where it was found 
that that the overall chip area increased by a factor of up to almost three for some circuits. 
It can be seen that this result relies implicitly on the assumption of an “island–style” organization 
in which each logic block is surrounded by interconnect so that the total number of blocks in-
creases as the logic block size is reduced (e.g., by removing the flip-flop).  In turn, the increased 
number of logic blocks results in corresponding increases in both channel width and the number 
of channels.  Therefore, the overall routing area goes up.  Removing this assumption significantly 
weakens the case for maintaining the flip-flop.  For example, the ProASICPlus® FPGA mentioned 
above employs a partial island style layout in which clusters of tiles are surrounded by (global) 
long-line channels while local interconnect routes point-to-point over the top of adjacent cells.  
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None of the routing paths dominate and the device designers have opted not to include a state 
element but to allow it to be configured from a single logic tile. 
Table 9 Area Comparison for LGSynth93 circuits  
BLE mapping data derived from [299]. 
Component Area 
Circuit LUT  
Only 
Latch  
Only 
Both  
Used 
BLE PMA 
 
Area PMA
Area BLE
 
Alu4.net 1522 - - 38050 24532 0.6 
Apex4.net 1262 - - 31550 19457 0.6 
Ex5p.net 1064 - - 26600 15758 0.6 
Misex3.net 1397 - - 34925 22063 0.6 
Apex2.net 1878 - - 46950 31833 0.7 
Des.net 1591 - - 39775 25917 0.7 
Seq.net 1750 - - 43750 29165 0.7 
Pdc.net 4575 - - 114375 96463 0.8 
Spla.net 3690 - - 92250 73757 0.8 
Bigkey.net 1482 - 224 42650 31969 0.7 
S298.net 1923 1 7 48275 33067 0.7 
Diffeq.net 1120 3 374 37425 30024 0.8 
tseng.net 662 1 384 26175 21109 0.8 
Dma.net 8350 2 31 209575 206658 1.0 
Elliptic.net 2482 2 1120 90100 93863 1.0 
Frisc.net 2670 17 869 88900 87540 1.0 
S38417.net 4943 310 1153 160150 171272 1.1 
 
K-Input  
LUT Inputs 
Clock 
D Flip 
Flop Out 
 
Figure 62. Basic Logic Element (BLE) 
 
To more clearly compare the fixed-channel island-style organization with the proposed “poly-
morphic” array, an analysis was performed on the netlists of a number of circuits drawn from the 
LGSynth93 archive used as benchmarks for the place-and-route challenge [299].  Each of these 
circuits had already been synthesized onto a standard basic logic element (BLE) comprising a 4-
LUT and a flip flop ( Figure 62).  The component values in Table 9 represent the number of nets 
for that circuit that have been mapped a particular basic block configuration i.e., LUT only (by-
passing the D flip-flop), latch only (bypassing the LUT) and both LUT and flip-flop simultane-
A Reconfigurable Array based on TBDGSOI Devices 
A Double-Gate Reconfigurable Platform  112 
ously.  The area results compare the basic logic element (BLE) of  Figure 62 with the “polymor-
phic” array (PMA) cell ( Figure 49).  These area comparisons were based on a number of conser-
vative assumptions: 
1. in the “polymorphic” cell, a 4-LUT and D-type can each be configured using a pair of 
adjacent cells then interconnected by abutment, incurring no additional local routing 
overhead.  As they are approximately the same complexity, one cell-pair and a BLE 
are assumed to occupy equal areas in the same technology. 
2. the impact of the configuration mechanisms were assumed to be approximately the 
same in each case so that it could be ignored for this analysis.  Conventional FPGA 
devices use sparse encodings, typically using at least a factor of 2–4 more configura-
tion bits than necessary [19], so are likely to exhibit similar a number of configuration 
bits as the PMA for an equivalent function. 
3. the width of the FPGA routing channels was estimated to be four times the original 
logic block width based on data from [284] with the LUT input size, K, in the range 3 
to 6.  The overall cost of using a BLE was therefore fixed at 25 units.  This is an un-
der-estimate.  For large FPGA devices the cost will be significantly more than this. 
4. the routing overhead for the “polymorphic” layout was estimated using the stochastic 
wire length model of [300], based on Rent's Rule [332], which models the interconnect 
density within a recursively partitioned netlist as a power law function of the form 
PR kN= .  In this case, the Rent exponent (p) was set to 0.8.  This is an overestimate, 
more typical of random logic blocks.  The true parameter will be smaller for all of 
these circuits.  The wire length estimates (in units of cell pitches) were then scaled up 
by 2  to allow for the rectangular routing constraints then doubled again to account 
for placement inefficiencies and routing congestion.  The overall cost of using a poly-
morphic cell-pair is therefore given by (2 2 1)R +  units, where R  is the average in-
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terconnect length.  Routing is confined to the adjacent regions between merged cells in 
a similar way to a layout based around generated IP block within a standard ASIC. 
Unlike a conventional FPGA, the array proposed here is not constrained by a fixed channel width 
set by the number of pins on a fixed logic block.  The ability to configure routing only where 
necessary and to collapse low fanout cells into blocks connected by abutment, results in area 
ratios of one or less for all of the smaller benchmarks. The ratio of the areas reaches (and slightly 
exceeds) unity in the larger circuits with longer average wire lengths and in the case where a 
greater number of flip-flops increases the overall number of cells compared to the FPGA.  Even 
though these results are only approximate, it can be seen that the proposed array is likely to be no 
worse that the fixed channel FPGA and will typically be better due to its greater flexibility in 
trading logic for interconnect area. 
The general trend of these results is reinforced in Table 10 that shows a similar analysis of a 
number of arithmetic circuits written in VHDL, originally targeting a FPGA.  In this case, wire 
lengths are estimated using a Rent exponent of 0.4 to reflect the regularity of these arithmetic 
circuits and their low fanout. These arithmetic circuits can therefore be readily grouped to form 
larger blocks, mainly by abutment and with a small ratio of internal routing.  Table 10 shows that 
under the same assumptions as above this regularity and locality will support compact layouts, up 
to three times more compact than on conventional organizations with fixed routing. 
Table 10 Area results for arithmetic circuit mappings 
Area Circuit LUTs F/Fs BLE PMA 
Area PMA
Area BLE
 
64-bit ripple adder 165 0 4125 1186 0.3 
32x32 array multiplier 2439 0 60975 22219 0.4 
16x16 add/shift multiplier 85 51 3400 915 0.3 
32x32 Booth multiplier 263 103 9150 2752 0.3 
 
It should be noted that the objective of these experiments has not been to prove that the proposed 
array is more compact, per se, than existing organizations but to explore the question of whether 
complex heterogeneous circuits can be efficiently implemented using this flat, undifferentiated 
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device array.  Because logic and interconnect are interchangeable, such that functional “clusters” 
may be formed as required, the array exhibits some of the characteristics of an ASIC formed from 
generated IP blocks.  These results show that the array can be expected to support circuit map-
pings that are at least as good as current FPGA systems and can therefore form the basis of a 
useful reconfigurable platform. 
3.4 Summary 
In Chapter 2, it was determined that design effort, manufacturability, reliability, variability and 
power tend to be moving future architectures in the direction of simple, low-power, reconfigur-
able, locally-connected hardware meshes.  In this chapter, a processing fabric based on thin-body 
double-gate Schottky barrier MOSFET devices has been proposed and analysed.  These devices 
were chosen as representative of an end-of-roadmap technology with (potentially) greatly simpli-
fied manufacturing.  Examples of single-gate Schottky barrier devices have already been built, as 
have a number of planar double-gate configurations.  It is likely that these technologies could be 
combined to form a double-gate Schottky barrier topology before the predicted end of the CMOS 
roadmap. 
A key problem with these devices is their very low ID(sat), which severely limits their perform-
ance in anything but local interconnect organizations.  This would seem, prima face, to rule them 
out as suitable candidates for future high-performance architectures.  On the other hand, long 
channel SB devices have already been manufactured on experimental lines with ION/IOFF ratios of 
105 and, in general, the presence of the Schottky barrier results in much better short-channel 
behavior than is typically the case in conventional technology.  As a result, these devices offer the 
promise of improved subthreshold performance and, in particular, low subthreshold leakage 
power.  These characteristics will be critical for future “ubiquitous” low-power and hand-held 
systems. 
The main objective of this chapter has been to analyze the primary characteristics of a proposed 
reconfigurable mesh.  The operation of this fine-grained reconfigurable platform is based on a 
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novel characteristic of thin-body, double gate technology i.e., that the threshold voltage seen at 
one gate of the double gate transistor may be substantially shifted by altering the bias on its sec-
ond gate.  Varying the threshold voltage can greatly reduce the overall subthreshold power of the 
platform by uncoupling the conflicting requirements of high performance and low standby power.  
In addition, it allows the functionality of the reconfigurable cells to be established.  The resulting 
organization might be described as “polymorphic” as each component cell is capable of being 
configured as logic, interconnect, or an arbitrary combination of both.   
The envisaged application for the array encompasses the design space that FPGAs and, to a lesser 
extent, structured ASIC devices currently target.  All of these organizations include other special-
ized functions such as memory and configurable I/O.  There is certainly no current trend indicat-
ing that memories will disappear from VLSI circuits, although the issue of interconnect “locality” 
will make it increasingly costly to access memory in its present form.  It is more likely that mem-
ory will continue to be organized into both distributed and block structures, just as it is in current 
FPGA systems and that distributed memory will become an increasingly important function in 
future architectures. 
In the following chapter, an analytic model is developed that relates these issues of performance, 
area and power (primarily dynamic and subthreshold).  This provides a framework within which 
the performance, area and power characteristics of the reconfigurable array can be analysed to 
determine its ultimate scalability. 
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Chapter 4. An Area–Power–Performance 
Model for CMOS 
“Those who have knowledge, don't predict. Those who 
predict, don't have knowledge.” 
 
Lao Tzu, 6th Century BC Chinese Poet 
http://www.met.rdg.ac.uk/cag/forecasting/quotes.html 
 
The previous chapter proposed and analysed a number of device and circuit-level issues for a 
mesh-connected, fine-grained reconfigurable architecture based on a double-gate technology that 
offers the potential to be scalable to sub-10nm gate lengths.  This chapter now examines the 
question of whether it is possible to predict at an abstract level the ultimate scalability of architec-
tures mapped to this reconfigurable system.  A premise here is that, as on-chip device density 
increases, there will be little choice but to manage power consumption by exploiting parallelism.  
Power (or energy)-delay tradeoffs will have to be biased in favor of power (energy) and the 
consequent loss of performance made up by architectural and circuit design level innovations.  In 
this way, appropriate performance can be maintained while constraining power and managing 
heat dissipation.  This trend is already emerging in the commercial microprocessor domain (e.g. 
[8, 301, 302]). 
In this chapter, a model is proposed and analysed that relates area, performance and power in 
future CMOS devices.  As both performance and power depend implicitly on the relationship 
between supply and threshold voltages, the model focuses on the optimization of these two vari-
ables.  It is assumed here that both may be adjusted more-or-less at will in the double-gate recon-
figurable circuits proposed previously in Chapter 3.  Although the model was developed in order 
to estimate the scalability of that particular reconfigurable fabric, it is also likely to be more 
generally applicable to nanoscale digital logic circuits wherever the relationship between supply 
and threshold voltages can be independently controlled. 
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Some existing architectural metrics were outlined in Section  2.7.3 including, for example, hard-
ware intensity (HI).  Although these may be used to evaluate the impact of circuit changes on 
architecture, no current analytic framework exists that directly describes the tradeoffs between 
area and power in parallel organizations.  The time-space-complexity observations of Flynn and 
Hung are useful here, but do not constitute a complete model.  The model developed in this chap-
ter builds on that work [169, 170, 303] as well as early work in VLSI complexity analysis (e.g., 
[304]) to predict the evolution of power/energy and area in digital logic systems both within a 
given technology node, and as technology scales to the end of the roadmap.  Following this, in 
Chapter 5, it will be used to analyze the reconfigurable fabric described in Chapter 3.  An early 
version of this chapter has been published in [305]. 
4.1 Architecture Level Area–Power–Delay Tradeoffs 
As outlined previously in Section  2.7, the link between area and delay (and therefore power) 
operates at four primary levels: device, circuit, micro-architecture and architecture.  Of these, it is 
the higher architectural levels that offer the greatest opportunities to manage power-performance 
tradeoffs.  In general terms, the power-performance nexus is constrained by the cubic relationship 
between dynamic power and propagation delay, and the exponential nature of subthreshold cur-
rent vs. threshold voltage, both intrinsic to MOS.  As a result, it will become increasingly difficult 
to balance performance and static power in large systems.   
The solution for any particular digital design can be considered to be situated somewhere in a 
space defined by the primary constraints of area, time (i.e., performance) and power.  This solu-
tion space can be conceptualized as a theoretical 3D volume that relates the three.  As an example, 
the space shown in  Figure 63 has been adapted from [169] and shows the relationships between 
area and performance (time): 
 1AT K
σ
=  (4.1) 
and between power and performance: 
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3
2PT K=  (4.2) 
where both K1 and K2 are constants.  Called the par curve in [303], (4.1) is a result derived from 
the analysis of the complexity of VLSI circuits [304].  This early work in VLSI theory (e.g., [306-
309]) found that ATσ typically represents a strong lower bound on the best circuits that may be 
constructed for a particular function, based on the flow of information through that circuit.  An 
example is the form derived for binary multiplication in [307]: (1 )
0 0
A T
n
A T
σ+   ≥  
  
,  0 ≤ σ ≤ 1, 
where both A0 and T0 depend on technology but are independent of the operand size, n.  This 
equation may also be interpreted as relating area scaling (A/A0) to changes in performance (T/T0) 
for an optimal design.  An example of this interpretation is shown in  Figure 64, based on five 
types of 32-bit adder written in VHDL and mapped to a Spartan 2S100 series FPGA.  Area (in 
arbitrary CLB units in this case) is plotted against the worse-case delay reported by the synthesis 
tool for both the area-optimized and delay-optimized cases.  The two trend lines represent the 
functions T = 100A
-0.56
 (i.e. σ ≈ 1.82) and T = 90A-0.8 (i.e. σ ≈ 1.25) that have been fitted to the 
area and delay optimized points respectively using a least-squares approximation are intended to 
illustrate the general trend of the five data points.   
 
Figure 63. A hypothetical 3-dimensional Area-Time-Power space 
adapted from [169].  
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Figure 64. Area vs. Delay for five 32-bit adder styles 
I – serial adder; II – ripple-carry; III - carry-save; IV – carry-select; V – carry lookahead 
 
Figure 65. T/T0 vs. (A/A0)-1/σ for 1 ≤ σ ≤ 4. 
 
This observation describes the "classic" area-time tradeoff: it is usually possible to increase circuit 
area in order to reduce overall delay.  It is this interpretation that guides the following analysis.   
From the area-performance relationship described by (4.1) over a range of σ ( Figure 65), it can be 
seen that at successive (increasing) values of σ, the T vs. A curve is flatter, implying that there 
will be less architectural “return” (i.e. change in performance) resulting from a given change in 
area. 
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Strictly, (4.2) is an approximation and refers only to the dynamic power term ( 2DYN L DDP aFC V= ) 
under a limited set of assumptions.  If the threshold voltage, VTH, is fixed at about 20–30% of 
supply, the operating frequency becomes an almost linear function of supply [103] over the range 
of interest (i.e., ~0.5V ≤ VDD ≤ ~1V) and thus at the same feature size (CL = constant), PDYN 
becomes proportional to F3 leading to the result in (4.2). 
The curve on the AP axis can be derived by substituting (4.1) into (4.2) so that 1/3T P−∝  and 
/ 3T Pσ σ−∝ .  Thus: 
 
3/
3.AP K
σ−
=  (4.3) 
It can be seen from (4.1), as well as in  Figure 63, that an increase in area can be traded off against 
a decrease in clock period 1/T A σ−∝ .  As a result (from (4.1) and (4.2)), power will increase by 
A3/σ.  An example of this trajectory is shown by the arrows on  Figure 63 and represents the so-
called “power wall”, outlined previously in Chapter 2, that threatens to stall the deployment of 
large numbers of devices on a single chip. 
4.2 Scaling with Constant Performance 
A similar analysis may be used where the objective is to achieve a constant overall performance 
as area increases.  It is expected that by exploiting parallelism (thus increasing area) the required 
operating frequency might be reduced, in turn allowing a reduction in supply voltage and there-
fore in power consumption.  This is already part of the design considerations for low-power 
microprocessors as well as real time processors and DSP [174], but is likely to become a global 
problem as designers increasingly hit the “power-wall”.  The particular case of constant total 
power at constant completion time with increasing area may be treated as a boundary of the 
desired solution space.  Inside that boundary, power will be a decreasing function of area whereas 
outside this region, power increases with area. 
As the completion time is assumed to be fixed and T ∝ 1/F, the frequency will be given by: 
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1/F A σ−∝ . (4.4) 
Considering only dynamic power for the moment, and using the F ∝ V approximation, the power 
term 2DYN L DDP aFC V=  reduces to
3
DYN LP C F∝ .  In this case, CL is the total capacitance switched 
per cycle and is roughly proportional to area (or, more strictly, the number of transistors, N).  
Substituting CL ∝ A ∝ F-σ results in: 
 
3
2.PF K
σ −
=  (4.5) 
 
Finally, substituting (4.4) into (4.5) gives: 
 
( 3) /
3.PA K
σ σ− −
=  (4.6) 
It can be seen from (4.4) to (4.6) that under the two assumptions of fixed completion time and 
F ∝ V, frequency (and as a consequence dynamic power) may become reducing functions of area.  
The value of σ describes the effectiveness of the technique for a particular circuit and/or algo-
rithm.  In the following sections, the basic relationship given by (4.6) is first analysed in the 
context of the major sources of power consumption in CMOS.  The F ∝ V assumption is then 
removed and a more general form is developed for the dynamic and subthreshold power compo-
nents. 
4.3 Modeling Power vs. Area in CMOS 
Power consumption in CMOS arises primarily from four main sources ( Figure 66): 
1. Dynamic power (PDYN), a function of capacitance (C), voltage (V), the activity factor (a), 
and switching frequency (F) such that P = a FCV2. 
2. Short circuit switching current (PSS = ISS.VSW) with ISS being a function of frequency and 
transistor size. 
3. Subthreshold leakage:  PLEAKAGE ∝ IOFF ·VDD 
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4. Gate current and GIDL, proportional to supply/logic level and transistor size. 
Of these, the dynamic power terms (PDYN and PSS) are primarily a function of the switching fre-
quency and capacitance (fanout and interconnect).  One way to reduce dynamic power is to re-
duce the number of devices that switch per cycle, for example by using asynchronous circuits 
[310], [311], that eliminate the global clock (and its associated global wire), and are based on 
local communication and synchronization.  An alternative approach is to allow clock frequency to 
decrease and recover the resulting loss of performance by exploiting parallelism. 
 VDD 
IOFF 
CL 
VDD 
CL 
IDYN 
IDYN 
ISS 
IG 
IOFF 
IG 
 
(a) (b) 
Figure 66. (a) Static and (b) Dynamic power loss mechanisms in CMOS 
 
The remaining two terms (PSUB and PG) represent a static power loss that is largely unaffected by 
either of these techniques.  Gate current and leakage current strongly interact [312] and since their 
total is a function not only of technology (e.g. oxide thickness, dielectric etc.) but the average gate 
voltage during operation, static leakage depends strongly on logic state.  Static power is already 
recognized as a major constraint to future device scaling in CMOS [172].  The following sections 
explore these four different sources of power consumption and relate them to the area used to 
implement the circuit. 
4.3.1 Subthreshold Leakage 
Subthreshold leakage current arises mainly due to diffusion between the source and drain when 
the channel is in weak inversion. In bulk CMOS, there is a small contribution from tunneling 
through the reverse-biased diode junction at the drain/substrate junction, but it will be negligible 
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in future low-voltage SOI technology [172].  Direct source-drain tunneling will become important 
only at gate lengths of less than 10nm, projected to arise towards the end of the roadmap. 
An analysis of the subthreshold leakage power can start with the BSIM3V3 transistor model for 
subthreshold drain current: [76] 
 1
DS GS TH OFF
t t
V V V V
V nV
SUB SOI I e e
− − − 
 = −
 
 
 (4.7) 
where ISO is a function of the transistor geometry (W/L) plus a number of process parameters and 
VOFF represents a small offset from VTH to the subthreshold region. The parameter n (≈1 to 2) is 
related to technology and is adjusted to fit the slope of the curve such that S = 2.3nVt empirically 
describes ∆VGS/∆ISUB in mV/decade. 
The worst-case current when the gate is off (IOFF) occurs at the point at which the gate voltage is 
zero and the voltage drop from the drain to the source is highest, i.e., VGS = 0 and VDS = VDD.  
Under these conditions the first exponential term becomes e(-VDD/Vt).  Since Vt (= kT/q) will 
always be small compared to VDD, this term tends to zero.  Assuming that VOFF is small and 
setting Vt to its room temperature value of 0.025V, IOFF is given by: 
 
40
.
THV
n
OFF
g
WI e
L
 
− 
 
 
∝   
 
 (4.8) 
Where the transistor length (Lg) is fixed to the minimum allowed by the technology, |IOFF| at a 
particular circuit node is determined primarily by the width (W).  For a given fixed threshold, the 
exponential term is constant, independent of area.  Thus, total subthreshold current will be a linear 
function of the number of devices (N) and therefore of increasing area, i.e., PSUB = NIOFFVDD ∝ A.  
Clearly, in order for IOFF to reduce with N, VTH must increase as supply reduces, notwithstanding 
its effect on performance. 
If VTH and VDD are coupled via a function of the form: 
 TH DDV  = a - bV , where  and  are constants,a b  (4.9) 
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then, the behavior of the second exponential term changes and it becomes possible to trade re-
duced subthreshold currents for performance in a controlled manner.  Given a pair of scaling 
factors (a and b), the exponential term /TH tV nVe−  is transformed to ( ) /DD ta bV nVe− −  and therefore to a 
product of two terms: / ta nVe− i.e., a constant at a fixed temperature, and DDbVe . 
 
Figure 67. ISUB/ISO=e−40a e40bVDD (solid lines) and V
n
DD (dotted lines) for n=2–4.  
The inset shows values of a and b used to approximate nDDV . 
As illustrated in  Figure 67, values of a and b can always be chosen such that nDDV  (2 ≤ n ≤ 4) 
represents an upper bound on the subthreshold power down to VDD = 0.5, the 2016-18 ITRS target 
for low-power SOC [11].  Thus, the subthreshold leakage current can be modeled as a simple 
power-law function of the form: 
 OFF DDI V
η
∝  (4.10) 
For example, if a and b are set such that IOFF ∝ V
2
DD then the overall subthreshold power becomes 
∝ AV
3
DD and: 
 
( 3) /
SUBP A
σ σ−
∝ , (4.11) 
which has the same form as (4.6).  Thus, with careful management of the relationship between 
threshold and supply voltage subthreshold power can be made to be a reducing function of area, 
in this case for circuits that can achieve σ ≤ 3. 
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4.3.2 Saturation Drive Current 
The analysis for saturation drive current is based on the general form of the equation developed 
for DSM [103], previously analysed in Section  2.5.1.  The simplified saturation current relation-
ship is given by: 
 
0.5 0.8( ) ( )D g OX THI sat WL T V V α− −≈ −  (4.12) 
where W is the gate width, Lg its physical gate length, TOX the gate oxide thickness and V = VG ≈ 
VDD.  As was identified in Section  2.5.1, it can be assumed that (4.12) will remain valid to the end 
of the roadmap, albeit with reducing values of α.  Fixing α at 1.25, taking the average transistor 
width to be proportional to Lg and assuming that the average W/L ratios do not change through 
scaling, (4.12) becomes: 
 
0.8 1.25
( ) ( ) .D sat g OX THI L T V V−∝ −  (4.13) 
 
At a given technology node, and ignoring variability, the term 0.8g OXL T
−
 will be a constant.  
Further, the ITRS predicts that the scaling of Lg and TOX will continue to (non-monotonically) 
track one another such that 0.8g OXL T
− may be considered to be approximately constant over the 
remaining nodes.  This is illustrated in  Figure 68, which plots 0.8g OXL T
−
 vs. the physical gate 
length for both HP and LOP technology.  The data source in this case is the ITRS 2006 update in 
which it is assumed that bulk CMOS will last until around 2010, and will be followed by two 
periods each where thin-body SOI and then DG-SOI will be the dominant technology, with the 
roadmap ending around 2020.  The dotted lines in this figure show the mean values for both 
technologies and also that 0.8g OXL T
−
 will be constrained to within about ±8% of the mean in both 
cases. 
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Figure 68. 0.8g OXL T
−
 vs. LPhys for some selected ITRS technologies. 
The dotted lines show the mean and approximate spread (±8%) of the LOP and HP sets. 
 
Figure 69. (VDD – VTH)1.25 vs. VDD with VTH = 0.1, 0.2 and 0.3V (filled squares). 
Also shown (open diamonds) is the case where VTH = 0.27-0.07VDD, as in  Figure 67.   
The dashed lines represent a least-squares error fit to each curve. 
 Figure 69 plots 1.25( ) ( )D THI sat V V∝ − vs. VDD over the range 0.5 ≤ VDD ≤ 1.0 for various fixed 
VTH as well as for the VTH scaling case in the previous section that resulted in 2/SUB SO DDI I V∝ .  It 
can be seen that in each case a close approximation can be made of the form: 
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 ( ) .DI sat V β∝  (4.14) 
This approximation, which can be compared to (4.10), is most valid where VTH is small compared 
to the supply voltage or at larger VTH where the relationship between the supply and threshold 
voltages is “tailored” to achieve it.  It is obvious that the relationship between supply and VTH 
affects both ID(sat) and ISUB.  For example, from  Figure 69 we can see that, while setting a thresh-
old scaling function of 0.27 0.07TH DDV V≈ −  (that resulted above in η = 2) will have a large 
impact on subthreshold current, it increases the slope of the ID(sat) curve only slightly (from about 
V1.8 to V2) and results in both the static and dynamic currents becoming proportional to 2DDV .  In 
this case, assuming that A ∝ N (the number of switching devices) and F ∝ A-1/σ ∝ V , the dynamic 
power term NFCV2 becomes 1/ 2 /DP AA A
σ σ− −
∝  so that:  
 
( 3) /
DP A
σ σ−
∝  (4.15) 
which is identical to (4.6).  However, it will be seen below that although an achievable range 
appears to be ~1.9 ≤ β ≤ ~3.5, depending on a number of specific technology assumptions, the 
case where β = η = 2, and thus where the exponents in both (4.11) and (4.15) are (σ-3)/σ, is 
unlikely to be typical. 
4.3.3 Modeling Variability 
Some of the primary sources of variability have already been discussed in Section  2.3.3.  In the 
model of [61], the density function of the critical path delay variation resulting from die-to-die 
(D2D) and within-die (WID) fluctuations is taken to be normally distributed.  The WID fluctua-
tions have been shown to directly affect the mean of the performance distribution, proportional to 
the nominal critical path delay (Tcp nom), while the D2D variability changes its variance. The 
worse-case performance for a particular chip is determined by the sum of the D2D and WID 
contributions [313] so that: 
 
 max  2  cp cp nom D D WIDT T T T= + ∆ + ∆  (4.16) 
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As a result, the maximum operating frequency will be normally distributed about cp nom1/T . .  The 
standard deviation will be affected by both the average critical path logic depth and the total 
number of independent critical paths in the chip (Ncp).  It was found in [61] that systematic WID 
fluctuations (and in particular its contribution to channel length variability) will have the most 
significant impact on future device scaling.  These models predict a worse-case reduction in the 
maximum operating frequency of up to 40%, depending on the manner in which WID variation 
impacts on total channel length. 
Combining this with the empirical temperature model of [78], MAXF  a−∝ Θ , where Θ = tempera-
ture and 0.5<a<0.75, the overall variability resulting from both process and temperature can be 
modeled as a normally distributed spread in the maximum operating frequency centred around a 
temperature-dependant mean.  FMAX is proportional to 
( )D
cp L DD
I sat
d C V
, where CL and VDD are constant 
at a given node.  It can also be assumed that dcp will asymptote to an approximately constant value 
at high N [169].  Thus ID(sat) ∝ Vβ will exhibit the same distribution.  Considering only the 
worse-case performance vs. area at each scaling point, the overall impact on the model is to add 
an uncertainty range to the ID(sat) curve.  Variability may therefore be accommodated by intro-
ducing an additional term into (4.14) such that: 
 ( ) .DI sat V β ε±∝  (4.17) 
In a similar way, because the variation in both VTH and S directly affects the worse-case slope of 
and intersection points of the curves in  Figure 67, the subthreshold current can be modeled with 
variability as:  
 
'
.OFFI V
η ε±
∝  (4.18) 
The terms ε and ε' represent the bounds of the distribution around the mean of ID(sat) and IOFF 
respectively due to all sources of parameter variability.  In the case of a fully synchronous system, 
the most interesting point is the +3σvth corner as this will set the lower limit on the operating 
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frequency and therefore on the architectural parameter σ.  In contrast, asynchronous systems will 
tend to operate closer to the mean [313] with the impact of the ±3σvth distribution tending to 
average out at the system level.  Various studies identified previously in Section  2.3.3 have indi-
cated that a variability figure of less than ±25% of VTH will be achievable into the future.  This is 
higher than the ITRS predictions (~12%) but is consistent with [61] as well as [66] and is the 
figure that will be used in Section  4.4.5 below. 
4.3.4 Short Circuit Power 
Short circuit power represents only a small percentage, typically 10–20%, of the overall dynamic 
power figure as long as the gate is loaded such that the input and output signals exhibit approxi-
mately equal rise and fall times.  If this is not the case, for example with small fanout and local 
interconnect, then the short-circuit dissipation may exhibit the same order of magnitude as the 
switching power.  The unloaded case therefore represents an upper bound on the short circuit 
power.  
An analysis of the relationship between area and short-circuit power can start with the equation 
for average short circuit current (IAVE) derived by Veendrick [175] for the unloaded case (i.e., 
CL = 0) and with the widths of the P and N transistors adjusted to compensate for mobility differ-
ences: 
 [ ]31 2
12AVE DD THDD
I V V
V T
β τ
= −  (4.19) 
where β = device gain, τ = input rise/fall time and T is the clock period (1/F).  A key assumption 
here is that the circuits of interest exhibit low Rent exponents, such that the average fanout and 
interconnect length asymptotes to a small fixed value as the size of the circuit increases.  Further, 
given the assumption of a fixed technology, both β (∝ W/L) and the device capacitance can be 
considered to be constant.  Thus, with (4.14), τ = CVDD/ID simplifies to 1 1 .DD DDV Vβτ − −∝ ∝  
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Typical values of τ/T tend to be small (<0.1), which is why PSS is ignored in most power analyses.  
Further, (4.19) holds only where VDD is greater than the sum of the device thresholds.  When VDD 
falls below this value, IAVE tends to zero, as it is not possible for both transistors to be on simulta-
neously over the full range of gate voltages. Substituting τ ∝ 1/VDD and eliminating both β and the 
constant (1/12), (4.19) simplifies to: 
 [ ]3 22AVE DD THI V V FV −∝ −  (4.20) 
 
Figure 70. (VDD-2VTH)
3
 vs. VDD for various VTH functions 
With either VTH fixed (solid lines) or VTH=0.29-0.075VDD (red line at center),  
a value of n can be selected such that kV
n
DD (dotted lines, k=constant) represents  
a close upper bound on (VDD-2VTH)
3
. 
 Figure 70 plots (VDD - 2VTH)
3
 against VDD over the range 0.4≤VDD≤1.0V, and for various fixed 
values of VTH along with VTH = 0.27-0.07VDD.  Also shown are plots of nDDV for various values of 
n.  It can be seen that, just as for the subthreshold case, it is always possible to select a value of n 
(≥3) such that nDDV becomes an upper bound on (VDD - 2VTH)
3
.  For example, with 
VTH = 0.27-0.07VDD, the term is bound by approximately 0.18V
6
DD and thus, IAVE ∝ FV
4
DD 
(VDD > 0.6), and PSS ∝ V
5
DD.  Substituting V ∝ F ∝ A
-1/σ
 and multiplying by A the average short 
circuit power becomes:  
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5/
SSP A
σ σ−
∝  (4.21) 
The exponent (σ-5)/σ implies that short circuit power will continue to contribute only a very 
small fraction of the overall dynamic term as area increases. Further, as VDD approaches 2VTH, the 
short circuit current rapidly tends to zero.  It is extremely sensitive to VDD and, as for switching 
power, can be easily traded off against area. 
4.3.5 Gate Leakage 
Gate leakage has been predicted to exceed sub-threshold leakage at the 65nm technology node 
[12] although there is recent evidence that problems have already arisen at 90nm [314].  As it is 
due to direct tunneling through the gate oxide in the presence of high electric fields, it varies 
exponentially with oxide thickness and is extremely sensitive to gate voltage [315].  The current 
density JFN at the transistor gate will have the general form of the Fowler-Nordheim tunneling 
equation: 
 
2 /
0
Y E
FNJ C E e
−
=  (4.22) 
where /G OXE V T≈  is the surface electric field; TOX = oxide thickness while both 
( )( )3 2 10 0/ 6 / OX bC q m mpi −= Φℏ and ( )1/ 2 3/ 24(2 )OXY m= Φ  are functions of the effective barrier 
height (Φb) between the oxide and the silicon surface as well as the effective electron mass (mOX).  
Assuming that C0 is fixed for a given technology, the gate current will have the form: 
 
2 OX
G
YT
VG
G
OX
VI A e
T
− 
∝  
 
 (4.23) 
The value of Y depends somewhat on the model of gate leakage and both C0 and Y are dependent 
on temperature and the Schottky effect [316, 317].  In the current literature, Y varies from 
1.9x108V/cm [318] to a more recent value of 1.43x108V/cm in [319].  It is possible to fit curves of 
the form nGaV  to the 1/T
2
OX e
-(YTOX/VG)
 term in (4.23) for each particular value of TOX and so IG ∝ 
AV
2
GV
n
G.  As TOX decreases, the value of n tends to fall to about 5.   
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Figure 71. Gate current density (Amp/cm2) vs. gate voltage 
for various materials and gate oxide thickness values as shown. 
 Figure 71 plots gate leakage data from a number of simulations and experiments reported in the 
literature [31, 176, 320].  Approximations of the same aV nG   form can be fitted to all of these 
curves with an average fitting error typically less than ±15%.  The worse-case exponent for SiO2 
at TOX = 1.5nm is n ≈ 2.5 and, similarly, n ≈ 2.64 for the La2O3 dielectric described in [176] with 
an effective TOX of 0.48nm.  As will be seen in the next section, the ITRS is predicting that the 
path for gate dielectric will be a nitride such as Si2N3 (εr ≈ 7.5) followed by a high-k material such 
as ZrSiO2 (ε ≈ 15) or more likely HfO2 with a dielectric constant of about 25.  The current density 
curve for the HfO2 gate n-FET in [176] (effective TOX = 1.4nm) can be approximated to 
0.0186V6.3.  Thus, it can be predicted that the gate current density of future oxides will tend to 
exhibit a range ∝ 3GV  to 
8
GV . 
As TOX shrinks, gate leakage will become more of a constraint to lowering power by increasing 
area but will never become dominant.  Substituting F ∝ V ∝ A
-1/σ
, the gate leakage becomes 
IG ∝ A
(σ-5)/σ
.  The gate leakage component of power can be easily reduced with increasing area for 
all effective oxide thicknesses ≥ 0.2nm such that: 
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( ) /
,    χ 6GP A
σ χ σ−
∝ ≥  (4.24) 
Gate Leakage from the CMOS Roadmap 
The following analysis uses the ITRS MASTAR tool (version 2.0.7) [321] to examine the likely 
development of gate power in HP logic.  High Performance (HP) technology has been used here 
as it exhibits the worse-case gate leakage.  The model for the growth in transistor numbers (N) is 
based on the ITRS assumptions for ASIC/MPU such that N ≈ 5.8x105L-1.97 (L = physical gate 
length in micron).  It is also assumed that the overall chip size stays roughly the same as the 
device size reduces and the number of transistors increases.  The ITRS suggests a typical figure of 
~280mm2 for high volume microprocessor chips throughout the roadmap period. 
 
Figure 72. Total gate leakage power vs. supply (VDD) at various TOX as shown. 
The pink line is 14.6VDD5.9.  This matches the curve for L=37nm within 10%. 
The general shape of the curves is the same for all TOX values.  The red curve is the gate leakage 
power trajectory if both supply voltage and TOX reduce at successive nodes. 
In the previous section, it was assumed that gate leakage could be described using a F-N tunneling 
model such that ( )2 // OX GYT VG G OXI V T e−∝  and a power-law function of the form nGaV  fitted to the 
gate current such that n > 3 for a plausible range of gate materials and biases.   Figure 72 shows 
the total gate power (= VDDIG) determined from MASTAR for the high performance technology 
nodes from 90nm down to 22nm over a range of supply voltages (VDD) from 1.2V down to 0.4V.  
This is the direct tunneling component through the oxide when VG = VDD and VS/D = 0.  Due to 
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the fixed tunneling parameters built into the MASTAR equations, the derived gate current figures 
are valid for SiO2, but other dielectric materials have to be normalized to an equivalent oxide 
thickness (EOT) i.e., the thickness of SiO2 that would result in an equivalent value of leakage 
current. 
The blue curve overlaying  Figure 72 indicates the gate power trajectory for the ITRS HP chart 
between 2004 and 2016 while the red curve represents the trajectory where supply voltage is 
aggressively scaled from 1.2V to 0.4V at successive technology nodes but SiO2 is kept as the gate 
oxide.  In either case, the gate current reaches more than 1KW and although the trend from the 
45nm point is decreasing, its final (2016) value is still around 400W.  Clearly, this is unsustain-
able and is therefore unlikely to be a trajectory in any practical technology. 
The general shapes of the individual gate current curves in  Figure 72 are a close match to kVDD5.9 
(±10%).  Only the multiplier k changes with technology node and thus the total gate power will be 
approximately 7 .G DDP V∝   However, this only applies under the unrealistic assumption that the 
gate oxide thickness is held constant at successive technology nodes.  The current roadmap for HP 
technology specifies that EOT will progressively thin to 0.5nm, although the likely scaling limit 
for SiO2 is greater than 1nm.  Silicon Oxynitride (SiON) material with multiple EOT between 1 
and 2nm has already been introduced at the 65nm node and will probably continue to be used (in 
preference to Hafnium based oxides) at 45nm [322].  Further, gate tunneling in ultra-thin and 
double-gate devices is expected to be significantly better again than planar devices due to a com-
bination of reduced vertical electric field and quantum confinement effects [323].  The simula-
tions reported in [323] and [324] predict that undoped thin-body double-gate structures (e.g., 
HfO2 insulator, TOX = 1nm) could exhibit gate leakages an order of magnitude smaller than an 
equivalent bulk device.  These considerations are not yet reflected in the ITRS estimates. 
Hi-κ Dielectrics 
To investigate the impact of dielectric constant (κ) on these models, successively higher dielectric 
values were substituted into the existing profiles on MASTAR.  The general methodology was to 
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load the high performance profile and adjust the supply voltage to the desired value.  This caused 
the threshold voltage (and therefore the off-current) to shift due to SCE and DIBL.  The hi-κ 
dielectric was then switched in and the oxide thickness adjusted upwards until the original value 
of off current was achieved.   
 
(a) (b) 
Figure 73. Total gate leakage power (a) vs. N and (b) vs. VDD  
assuming that gate dielectric constant increases at each node. 
Values of dielectric constant for SiON (κ = 5.08) were used at the 65nm node, Si3N4 (κ = 7.0) at 
45nm and 32nm, and ZrSiO2 (κ = 15) at 22nm.  The physical oxide thickness values were then 
used to extract comparative leakage figures from the literature, where available.   Figure 73 illus-
trates the gate power under these scaling assumptions.  The dotted curve of  Figure 73b is 
1.5x103VDD25, indicating that it will be possible to reduce the effect of gate power such that it 
makes an insignificant contribution to the overall power budget.  It also clearly demonstrates the 
strong case for moving to Silicon Oxynitride from the 65nm technology node. 
The total gate power (NPG) vs. number of devices (N) ( Figure 74) was derived using a combina-
tion of aggressive voltage and threshold scaling.  Here, Silicon Oxynitride is assumed at 65nm 
and 45nm and Silicon Nitride for the 32nm and 22nm nodes.  The values of leakage current 
relative to SiO2 were taken from [325].  Clearly, the impact of gate power is greatly reduced.  At 
the 65 and 45nm nodes, gate power will be less than 1% of the subthreshold current, while at the 
32nm node it falls to five orders of magnitude less.  It can be concluded that the gate power will 
always represent a small fraction of the overall static leakage power.  Even in the HP roadmap, it 
is predicted to asymptote to about 30% of the subthreshold power, and it is reasonable to expect 
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that suitable mechanisms will become available to ensure that gate power makes only a small 
contribution to overall power [326], even if these still require significant engineering effort to 
integrate them into existing manufacturing lines. 
     
L 
(µm) VDD VTH 
N 
(x109) 
τ 
(pS) 
0.037 1.2 0.200 3.93 0.96 
0.025 1.0 0.225 9.68 0.71 
0.018 0.8 0.250 20.6 0.50 
0.013 0.6 0.275 43.5 0.43 
0.009 0.4 0.300 101 0.60 
 
 
Figure 74. Total gate leakage power vs. N – gate materials as shown.  
The table gives the corresponding values of supply, threshold and intrinsic delay 
4.3.6 Gate Induced Drain Leakage (GIDL) 
Gate Induced Drain Leakage (GIDL) originates from band-to-band tunneling involving carriers in 
the high field region of the drain that is overlapped by the gate and occurs when the gate is 
grounded and the drain is at VDD.  As it is a form of tunneling current, it can be modeled using a 
similar general form to the gate leakage.  The main difference in this case is the linear electric 
field dependence: 
 
( / )Sb E
GIDL SI aE e
−
=  (4.25) 
where ( )/ / 3 ( 1.2) / 3S GD FB g OX DG OXE V V E q T V T≈ − + ≈ −  is the vertical surface electric field, 
both a 2 1/ 2 2 3/ 2/18r gq m h Epi =   and b ( )1/ 2 3/ 2 / 2r gm E qhpi =   are process dependent constants, mr 
the effective electron mass, VGD the gate-drain voltage and TOX = gate oxide thickness and 
/gE q the energy bandgap.  Typical values of b range from 23 to 70 MV/cm [327, 328].  Strictly, 
the simplified electric field equation is not directly applicable to thin-body transistor structures 
where the electric field depends on the body thickness as well.  In [281], GIDL was shown to be 
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significantly lower in thin-body transistors as compared with conventional bulk-Si MOSFETs due 
to a reduction in transverse electric field at the surface of the drain and an increase in the effective 
transverse electron mass with decreasing body thickness.  Thus ( 1.2) / 3S DG OXE V T≈ − can be 
considered to be a worse-case field strength.  From (4.25), it can be seen that GIDL is sensitive to 
the drain doping profile (which results in a non-uniform electric field), the transverse electrical 
field (dependent on gate-drain voltage and oxide thickness) as well as the effective mass of the 
tunneling electrons. 
Although it is likely to remain a problem for memory devices [329], various analyses [281, 327, 
330, 331] have shown that GIDL will be small ( ~10-12A) for digital logic at VDD < 1.1V as a band 
bending of at least 1.2eV (i.e. the approximate energy band gap of silicon) is necessary for band-
to-band tunneling to occur [331].  Supply voltages (and therefore VDG) have already fallen below 
a point where this can occur and for this reason GIDL will not be considered further in this analy-
sis. 
4.4 Dynamic and Subthreshold Power/Energy Scaling vs. Area 
In this section the simple voltage-current-frequency relationships developed in the previous 
section are extended to derive power-area and energy-area functions for both the dynamic and 
static power/energy loss.  It was determined in the previous sections that the dynamic and sub-
threshold currents will impose the most severe limits on power/energy scaling so these will be the 
main focus from here onwards.  The threshold and slope variability will also be omitted for the 
moment and will be reintroduced later.  The main objective here is to remove the assumption that 
F ∝ V and to identify the conditions under which it is possible to achieve constant or reducing 
power and/or energy with increasing area. 
4.4.1 Capacitance Scaling 
An implicit assumption of the analysis to this point has been that it relates to a single technology 
node with a fixed minimum gate size and where the overall area (chip size) increased with the 
number of devices (N).  Thus the total switching capacitance (load + interconnect) can be ap-
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proximated to a simple linear function of N.  In this section, that constraint is removed and an 
additional parameter γ is introduced to account for changes to capacitance per unit area as a 
function of N. 
Two main factors affect the general relationship between area and node capacitance: 
1. the impact of changes in the interconnect loading due to increases in the number of de-
vices and/or circuit complexity.  Most wire length estimation techniques are based on 
variations of Rent's Rule [332] that models the interconnect density as a power law func-
tion of the number of devices (N) with the form PR kN= ; 
2. changes in device and interconnect characteristics when migrating between fabrication 
technologies at successive nodes of the roadmap.  The desire to continually improve per-
formance is driving industry towards aggressive scaling of Lg as well towards a number 
of major material and process changes.  These include the high-κ gate dielectrics dis-
cussed above, along with metal gate electrodes and low-κ interconnect materials.  All of 
these design decisions will impact on the final node capacitance. 
In the first case above, it can be expected that capacitance will follow a simple power-law func-
tion of N, due to the form of Rent's Rule.  The second case is more complex, as it depends on a 
number of intangible design decisions at future technology nodes.  However, the analysis in [93] 
of wires in scaled technologies has identified that for short connections (those that tend to domi-
nate chip wiring), interconnection delay closely tracks gate delay with scaling.  As the trend in 
gate capacitance is ,g gC L N
γ
∝ ∝  overall scaling interconnect capacitance at each circuit node 
can be assumed to exhibit the same general form, i.e.: 
 C N γ∝  (4.26) 
where γ incorporates contributions from the Rent exponent as well as reductions in minimum 
feature size.  Although this is undoubtedly an oversimplification, it will be seen in Section  4.4.6, 
which looks at some examples using data drawn from the ITRS, that it sufficiently captures the 
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trends in circuit design, interconnect and fabrication technology for this work, and allows the 
estimation of realistic bounds on their likely impact at future technology nodes. 
4.4.2 Dynamic and Subthreshold Scaling Models 
Given that the architectural parameter σ that links performance (frequency) with area can also 
describe the tradeoff between power (and/or energy) and area, this can now be combined with the 
capacitance model just developed and two further device level parameters introduced that together 
with γ set an upper bound on the range of σ for which reducing power and/or energy can be 
achieved. 
Using the voltage-current and capacitance approximations of (4.10) and (4.14), and ignoring 
variability for the moment, the frequency scaling factor, F, becomes F I CV∝  β γV N V∝ so 
that: 
 
( 1)
1/( 1)
 or, equivalently,
( ) .
F N V
V N F
γ β
γ β
− −
−
∝
∝
 (4.27) 
This generalizes the F ∝V relationship and (4.27) can now be used to extend (4.4)–(4.6) to model 
the growth of power and energy with future device scaling. 
Dynamic Switching Power 
Starting with the dynamic power equation 2 ,D L DDP FC V∝ multiplying by N and substituting (4.27)
results in 2 /( 1)( )D L LP NC F C F β −∝ , so that: 
 
+1( )      where = .
-1D L
P N C F χ βχ β∝  (4.28) 
Here, it is also assumed that the activity ratio does not change with scaling (i.e., the same ratio of 
devices switching to total devices is maintained as area increases).  This will be true of the paral-
lel architectures analysed later in Chapter 5.  Combining (4.28) with (4.4) and (4.26), then setting 
A ∝ N, the dynamic power becomes: 
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( ) /
.DP A A
γχ σ χ σ−
∝  (4.29) 
Further, by multiplying (4.29) and (4.4) the dynamic switching energy 1/D D DE P T P A σ= =  is 
given by: 
 
1/ ( ( 1)) /
.D DE P A A A
σ γχ σ χ σ− −
∝ ∝  (4.30) 
Note that setting F ∝ V (i.e., β = 2) and γ = 0, χ = 3 so that (4.29) reduces to (4.15).  Under the 
same conditions, switching energy becomes ED ∝ A(σ-2)/σ. 
The necessary condition for constant or reducing dynamic power is that the sum of the exponents 
in (4.29) are ≤ 0, i.e.: 
 
1
χ
σ
γχ
≤
+
 (4.31) 
Similarly, in the case of energy: 
 
1
.
1
χ
σ
γχ
−≤
+
 (4.32) 
Subthreshold Leakage Power 
Under the assumption that supply and threshold voltages are related by VTH = a-bVDD, the sub-
threshold leakage current can be simply modeled as IOFF ∝ NVDDη so that ( 1) .SUB DDP NV
η +
∝   As for 
the dynamic power case, by substituting (4.27) subthreshold power becomes 
( 1) /( 1)( )SUBP N CF η β+ −∝  so that: 
 
' ( ') / 1
    where '
1SUB
P A Aγχ σ χ σ ηχ β
−
+
∝ =
−
 (4.33) 
which can be compared to the form of the dynamic power case in (4.28).  In the same manner as 
(4.30), subthreshold leakage energy becomes ESUB = PSUBT so that: 
 
' ( ( ' 1)) /
.SUBE A A
γχ σ χ σ− −
∝  (4.34) 
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As a result, constant or reducing subthreshold leakage power can be achieved when: 
 
'
' 1
χ
σ
γχ
≤
+
 (4.35) 
and energy when: 
 
' 1
.
' 1
χ
σ
γχ
+≤
+
 (4.36) 
It can be seen that when β = η = 2 and γ = 0, the subthreshold power becomes proportional to 
3
DDNV  and thus PSUB ∝ A
(σ-3)/σ
, which is the result obtained previously in Section  4.3.1.  Under the 
same conditions, the energy term becomes ESUB ∝ A(σ-2)/σ), so that both energy and power exhibit 
identical forms to the dynamic case.  However, it will be seen in Section  4.4.5 below that while it 
is always possible to find values of ‘a’ and ‘b’ such that 2SUB SO DDI I V∝  (i.e., η = 2), these values 
will not automatically result in F ∝ V (i.e., β = 2) except under a very narrow set of assumptions 
regarding the scaling of VDD and VTH. 
 
Figure 75. Surface defining σ=χ/(χγ+1) as a function of β and γ  
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In summary, the model is now based on a single architectural parameter (σ) and three device-level 
parameters (χ, χ’ and γ) that interact to relate the power and energy of a circuit to its area.   Figure 
75 shows a surface defined by the equality in (4.31) i.e., 
1
χ
σ
γχ
=
+
, 
1
1
βχ β
+
=
−
, over a range of β 
and γ.  The singularity where 1 0γχ + →  represents the case where drive current, supply and 
capacitance track one another such that 1/ 1IF A
CV
σ−
= ∝ →  and (4.29) reduces to 
1DP A
γχ
∝ → .  Under these conditions, the maximum operating frequency and power scaling will 
be constant regardless of the architecture.  This singularity divides the surface into two regions 
reflecting the general relationship between area and node capacitance outlined in Section  4.4.1 
above.  To the right of  Figure 75, where 1γχ ≥ , capacitance predominately increases due to 
higher interconnect loading resulting from the impact of Rent’s Rule.  This would be the case 
where the architecture is duplicated within a given technology, changing A (and possibly γ) but 
not χ or χ’.  In the left region, σ < 0 due to the effect of reductions in device and interconnect 
capacitance at successive technology nodes i.e. 1IF
CV
= > .  As the form of (4.35) is the same as 
(4.31), an identical surface may be drawn for the subthreshold power case, describing σ as a 
function of χ’ and γ. 
Here, the parameter σ can be interpreted as a measure of how serial is a particular architecture.  
As σ increases, there is a smaller performance improvement for a given increase in area (see 
 Figure 65).  As both χ and χ’ depend on the scaling behavior of VDD and VTH (defined by β and η 
), these may now be used to determine the overall relationship between σ, voltage and area. 
4.4.3 Supply and Threshold Scaling vs. Area 
The work in this chapter focuses specifically on the evolution of power and/or energy as device 
numbers (area) scale upward.  The model assumes that as area increases, each component in the 
dynamic power equation will scale by some factor, thereby contributing to the overall power and 
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energy.  With A ∝ N and using (4.4) and (4.26), PD = NFCV2 becomes PD = AA-1/σAγV2 and V 
represents a voltage scaling factor that can be related to the target power and area scaling as: 
 
( 1)
2
DV P A A
σ
γ σ
−
−
−
=  (4.37) 
where PD is the target dynamic power scaling between successive nodes, ideally ≤ 1.  By substi-
tuting (4.29), the voltage scaling becomes a function of both the architectural parameter σ and the 
circuit-level parameter χ:  
 
/ ( ) /
=   , =(1- )/2.V A A Aγ σ γ σ σ χ− Χ Χ Χ− Χ= Χ  (4.38) 
In a similar way, the total subthreshold power scaling factor (PS) for N devices will be linked to a 
change in threshold voltage (∆VTH) by: 
 
/
.
TH tV nV
SP NVe
−∆
=  (4.39) 
Substituting the supply scaling from (4.37), the threshold voltage scaling function becomes: 
 
1
2ln .DTH t
S
P A
V nV A
P
σγ
σ
+ 
 ∆ =
 
 
 (4.40) 
Equations (4.37) and (4.40) describe the area-voltage relationships that will allow constant or 
reducing power with increasing area, assuming constant overall completion time. 
As an illustration,  Figure 76 plots (4.37) vs. (4.4), with γ = 0 and PD = 1, over a range of A and σ.  
At the point A = 2, σ = 3 (circled in  Figure 76), F = V = 3 2  ≈ 0.79, while from (4.40) (and with 
PS = 1 and S = 100 mV/dec), ∆VTH = nVt ln 2(2/3) ≈ +20 mV.  As a result, constant dynamic and 
subthreshold power may be achieved in the face of a successive doubling of device numbers 
(area) by adjusting the supply, frequency and threshold parameters as shown (i.e. at each dou-
bling, F and V are scaled by 0.79 and ∆VTH ≈ +20 mV). The resulting performance loss can be 
compensated at the architectural level as long as the chosen technique can achieve AT3 = con-
stant.  However, it will be seen in Chapter 5 that the combined effects of lower gate overdrive and 
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device variability on typical low-power systems tends to push both χ and χ’ towards values much 
smaller than 3, making it increasingly difficult to find architectures that are sufficiently parallel to 
satisfy the inequalities of (4.31) and (4.35). 
 
Figure 76. A constant dynamic power scaling surface defined by F=A-1/σ vs. V=A-(σ-1)/2σ 
(γ = 0, PD = 1) across a range of area scaling factors (A) and σ. 
4.4.4 Total Power vs. Area 
As only the switching and subthreshold terms are being considered here, from (4.29) and (4.33), 
the total power at the next node n+1 i.e., (Ptotal)n+1, will be related to the power at the present node 
n as: 
 ( ) ( ) ( )( ) / ' ( ') /1 .total D Snn nP P A A P A Aγχ σ χ σ γχ σ χ σ− −+ = +  (4.41) 
If the target in this case is a constant scaling factor (PT) for total power, (Ptotal)n+1 = PT(Ptotal)n, then 
(dropping the subscripts) (4.41) becomes [ ] ( ) / ' ( ') /T D S D SP P P P A A P A Aγχ σ χ σ γχ σ χ σ− −+ = +  and: 
 
( ) / ' ( ') /
1
R
T
R
A A P A AP
P
γχ σ χ σ γχ σ χ σ− −+
=
+
 (4.42) 
where PR = PS/PD represents the ratio of the subthreshold and dynamic power contributions. 
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Traditionally, both the absolute value of subthreshold power (PSUB) and the ratio PR have been 
small so that PSUB could be safely ignored.  However, this is unlikely to continue into the future, 
particularly if the ITRS target of 14–17% performance improvement per node is used to constrain 
the relationship between the supply and threshold voltages. 
 
Figure 77. Some ITRS subthreshold current predictions vs. gate length 
 
 Figure 77 maps one possible trajectory of subthreshold power for the three ITRS classes of tech-
nology, High Performance (HP), Low Operating Power (LOP) and Low-Standby Power (LSTP) 
over the remaining scaling nodes.  The supply and threshold voltages are drawn from ITRS data 
and an average transistor width of 3Lg is assumed.  The growth in device numbers is modeled as 
1.98
gN L
−
∝  (Lg = drawn gate length) and the sequence of technologies—bulk followed by SOI and 
double gate—represents a realistic scaling scenario predicted by the roadmap.  Under these as-
sumptions, subthreshold power will grow by as much as an order of magnitude over the remaining 
nodes of the roadmap. 
Table 11 shows the HP dynamic and subthreshold power estimates under the same assumptions 
and with a fixed activity factor of 0.1.  In general, the ratio of subthreshold to dynamic power 
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ranges between 10% and 40%, although it obviously depends directly on specific technology 
parameters such as subthreshold slope and activity factor.  On the other hand, for low-power 
technology its is reasonable to expect that PS/PD should remain below ~10%.  The threshold 
voltage scaling proposed above is intended to limit the growth of both PD and PS, ensuring that 
PS/PD remains at or below its current (e.g. 90nm) value. 
Table 11 Indicative dynamic and subthreshold power estimates for ITRS HP technology. 
Year 
HP 
Tech 
LDRWN 
(µm) 
VDD  
(V) 
VTH 
(mV) 
N 
(x109) 
ID(sat)♣ 
(µA/µm) 
IOFF ♣ 
(nA/µm) 
PDYN= 
0.1NVID 
(W) 
PSUB  
(W) 
 
 
PR 
2004 Bulk 0.090 1.2 198 0.53 1024 58 84 10 0.12 
2007 Bulk 0.065 1.1 165 1.10 1197 196 133 46 0.35 
2010 SOI 0.045 1.0 180 2.21 1812 145 255 43 0.17 
2013 SOI 0.032 0.9 188 4.40 2212 152 397 58 0.15 
2016 DG 0.022 0.8 195 8.85 2763 108 610 50 0.08 
2019 DG 0.016 0.7 208 17.5 2677 450 724 63 0.09 
♣ Figures for ID and IOFF based on an average W/L = 3. 
Although it is difficult to make generalized predictions about the absolute value of PR at any 
particular node, it can be seen from (4.10) and (4.14) that it will change from node to node as 
( ) ( )1 1( ) /( ) / ( ) /( )S n S n D n D nP P P P+ + , so that 1 1( ) ( ) /( ) ( )DD S n DD D n DD S n DD D nV I V I V I V I+ + .  As the cur-
rent ratio (ID)n+1/(ID)n is simply Vβ and (IS)n+1/(IS)n = Vη, this becomes: 
 0( ) .R RP P Vη β−=  (4.43) 
Fixing an initial value for the power ratio (PR)0 also sets the power ratio at each scaling node 
depending on the successive values of β and η (determined, in turn, by the supply the threshold 
scaling, V and b), so that PR ∝ V(η-β).  Substituting (4.43) into (4.42) results in: 
 ( ) ( )( )( ) / ( ) ' ( ') /( ) 00
1
1T RR
P A A P V A A
P V
γχ σ χ σ η β γχ σ χ σ
η β
− − −
−
 
 = +
 + 
 (4.44) 
For a particular χ and χ’, (4.44) implies that the scaling of dynamic power can be balanced 
against that for static power via a choice of σ and that its final value will depend on a combination 
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of the target power scaling (PT), the subthreshold to dynamic power ratio PR, plus the relative 
scaling of the supply and threshold voltages. 
In summary, the conditions under which constant or reducing power may be achieved with in-
creasing area are given by (4.29), (4.33) and (4.42).  It can be seen that there are three basic 
contributions to all of these: 
1. a parameter (σ) that links performance (frequency) to area, determined by the system ar-
chitecture or micro-architecture; 
2. two terms that describes the dynamic and subthreshold I-V scaling characteristics of a 
particular technology, i.e. χ = (β+1)/(β-1) for drive current and χ’ = (η+1)/(β-1) for sub-
threshold current; 
3. a parameter (γ) that models the impact of capacitance scaling with area. 
Ideally, χ and χ’ will be large as possible as it will then be easier to select an architecture that 
satisfies (4.31) and (4.35).  From (4.42), a value of σ may exist that optimizes total power scaling.  
The following section will explore these relationships further using predictive data from various 
sources to determine some likely future values for all of these parameters.  The objective is to 
forecast the constraints on power and energy vs. area for some realistic scaling scenarios. 
4.4.5 Power and Energy vs. Area—Examples from the Roadmap 
In this section, some estimates from the Predictive Technology Models (PTM) of [80] combined 
with ITRS figures are used to determine a realistic range for the three parameters β, η and γ, and 
thus their impact on power and energy in future architectures.  The issue of variability is also 
reintroduced.  
This analysis is based on the supply and threshold voltage characteristics of two of the ITRS 
technology classes: High Performance (HP) and Low Operating Power (LOP) and explores the 
effect of moving the behavior of the supply and threshold voltage scaling away from that pre-
dicted in the ITRS.  The baseline used below is the (circa 2005) 90nm node where 
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VDD(HP) = 1.2V, VTH(HP) = 200 mV and VDD(LOP) = 0.9V, VTH(LOP) = 260 mV.  All of the 
scaling parameters derived below are referenced to these points.   
Low-Power Scaling and σ 
Both χ and χ’ depend directly on the scaling relationship between VDD and VTH, characterized in 
this model by β and η.  The mechanism for determining β and η is illustrated in Table 12.  The 
first column to the left of the table contains the supply voltages for the given scaling assumption 
(V = 0.85, in this example).  Five successive supply entries are shown.  In the adjacent rows are 
threshold voltages derived as VTH = a-bVDD for the various values of a and b shown, and these 
result in the entries for ID(sat) = (VDD-VTH)1.25 from (4.12) in the next five rows.  The saturation 
current entries were approximated to kVβ using curve fitting software and the resulting approxi-
mations appear in the next five rows, followed by the relative error between each drive current 
and its fitted approximation.  Finally, from (4.28), 1
1
βχ β
+
=
−
.  The maximum error tends to 
increase with more aggressive voltage and threshold scaling and reaches ±12% in this particular 
example.  Around this error range (~±12–15%), the simple power-law approximations break 
down so that the actual values derived for β and η will be unreliable, although their general trend 
will still be indicative.  The next set of entries in the table represent the subthreshold current, 
evaluated as /TH tV nVSUBI e
−
=  and its approximation ISUB ≈ Vη fitted in the same way as before so 
that 1'
1
ηχ β
+
=
−
.  Table 12 represents the case for one supply scaling value (V = 0.85) assuming no 
VTH variability.  Similar calculations were performed for each set of supply scaling values, firstly 
with no variability, then assuming a maximum threshold offset due to variability of +25%.  Fi-
nally, the exponent α was varied in the range 1.05<α<1.25. 
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Table 12 Example supply-threshold voltage scaling, approximations 
with VDD(90nm)=0.9V; VTH(90nm)=0.26. 
VDD 0.215 0.26 0.282 0.305 0.327 0.350 0.372 0.395 0.417 0.440 a 
0.85 -0.05 0 0.025 0.05 0.075 0.1 0.125 0.15 0.175 0.2 b 
0.90 0.260 0.260 0.260 0.260 0.260 0.260 0.260 0.260 0.260 0.260 
0.77 0.254 0.260 0.263 0.267 0.269 0.273 0.276 0.280 0.282 0.286 
0.65 0.248 0.260 0.266 0.273 0.278 0.285 0.291 0.298 0.303 0.310 
0.55 0.243 0.260 0.268 0.278 0.286 0.295 0.303 0.313 0.321 0.330 
0.47 0.239 0.260 0.270 0.282 0.292 0.303 0.313 0.325 0.335 0.346 
VTH = a-bVDD 
0.572 0.572 0.573 0.572 0.573 0.572 0.573 0.572 0.573 0.572 
0.438 0.431 0.428 0.424 0.421 0.417 0.414 0.410 0.408 0.404 
0.321 0.308 0.303 0.296 0.290 0.284 0.278 0.272 0.266 0.260 
0.229 0.213 0.205 0.197 0.189 0.181 0.174 0.166 0.159 0.151 
 0.161 0.142 0.134 0.124 0.116 0.107 0.099 0.090 0.082 0.074 
ID(sat)= 
(VDD–VTH)1.25 
K 0.723 0.746 0.759 0.772 0.788 0.804 0.823 0.843 0.866 0.892 
β 1.96 2.14 2.24 2.35 2.46 2.58 2.71 2.85 2.99 3.16  
0.589 0.595 0.599 0.603 0.608 0.612 0.618 0.624 0.632 0.640 
0.434 0.426 0.422 0.418 0.414 0.409 0.405 0.400 0.396 0.391 
0.311 0.296 0.289 0.280 0.273 0.264 0.256 0.247 0.239 0.229 
0.225 0.207 0.199 0.189 0.181 0.171 0.163 0.153 0.145 0.135 
 0.165 0.148 0.140 0.131 0.123 0.114 0.106 0.098 0.090 0.082 
ID(sat) ≈ kVβ 
-2.84% -3.92% -4.54% -5.27% -6.04% -6.93% -7.92% -9.06% -10.31% -11.78% 
0.91% 1.21% 1.37% 1.56% 1.75% 1.98% 2.22% 2.50% 2.78% 3.15% 
2.85% 3.92% 4.55% 5.27% 6.04% 6.94% 7.92% 9.07% 10.30% 11.79% 
1.90% 2.74% 3.28% 3.89% 4.57% 5.39% 6.34% 7.45% 8.73% 10.31% 
ε 
-2.86% -3.95% -4.51% -5.27% -6.02% -6.98% -7.88% -9.11% -10.28% -11.81% 
error (%) = 
 (VDD–VTH)1.25-Vβ 
χ 3.09 2.75 2.61 2.48 2.37 2.26 2.17 2.08 2.00 1.93 
1
1
β
β
+
−
 
2.53E-032.53E-032.56E-03 2.53E-032.56E-032.53E-032.56E-032.53E-032.56E-032.53E-03
2.94E-032.53E-032.37E-03 2.18E-032.04E-031.88E-031.76E-031.61E-031.52E-031.39E-03
3.37E-032.53E-032.22E-03 1.90E-031.66E-031.42E-031.25E-031.07E-039.35E-048.01E-04
3.78E-032.53E-032.09E-03 1.69E-031.40E-031.13E-039.35E-047.56E-046.25E-045.05E-04
 4.15E-032.53E-032.00E-03 1.54E-031.22E-039.41E-047.43E-045.74E-044.53E-043.50E-04
TH t-V /nV
SUBI = e  
 2.38E-032.53E-032.64E-03 2.69E-032.80E-032.85E-032.97E-033.02E-033.15E-033.21E-03
η -0.761 0.000 0.380 0.762 1.142 1.522 1.903 2.284 2.664 3.045  
2.58E-032.53E-032.53E-03 2.48E-032.48E-032.43E-032.43E-032.38E-032.38E-032.33E-03
2.90E-032.53E-032.39E-03 2.20E-032.08E-031.91E-031.81E-031.67E-031.57E-031.45E-03
3.30E-032.53E-032.24E-03 1.93E-031.71E-031.48E-031.31E-031.13E-031.00E-038.64E-04
3.75E-032.53E-032.10E-03 1.70E-031.41E-031.15E-039.52E-047.72E-046.41E-045.20E-04
 4.23E-032.53E-031.98E-03 1.51E-031.18E-039.03E-047.06E-045.39E-044.22E-043.22E-04
ISUB ≈ kV
η
 
-2.00% 0.00% 0.99% 1.98% 2.98% 3.97% 4.96% 5.98% 6.96% 7.94% 
1.10% 0.00% -0.55% -1.08% -1.60% -2.12% -2.64% -3.11% -3.62% -4.11% 
1.99% 0.00% -1.01% -1.99% -2.98% -3.98% -4.98% -5.94% -6.95% -7.95% 
0.80% 0.00% -0.40% -0.75% -1.11% -1.48% -1.84% -2.14% -2.50% -2.83% 
 
-1.98% 0.00% 0.97% 2.00% 3.00% 3.98% 4.96% 5.99% 6.95% 7.94% 
TH t-V /nV η
error (%) =
e - V
 
χ' 0.25 0.87 1.11 1.30 1.47 1.59 1.70 1.78 1.84 1.87 
1
1
η
β
+
−
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Figure 78. χ and χ’ vs. b for supply scaling (V) = 0.84  
HP technology (VDD0=1.2V, VTH0=0.2V) showing the effect of  
subthreshold slope and threshold variability. 
The typical form of the scaling relationship is illustrated in  Figure 78, which shows χ and χ’ for a 
range of b (>0) at a single technology and supply scaling (in this example, VDD0 = 1.2, V = 0.84).  
In general terms, a more aggressive threshold scaling (higher b) results in higher values of β 
because of its impact on ID(sat).  Thus the value of χ falls with increasing b.  From (4.31), the 
dynamic scaling term in (4.42) will be constant when /( 1)σ χ γχ= +  (see  Figure 75).  An identi-
cal relationship exists between σ and χ’ based on (4.35).  Increasing b causes subthreshold current 
to fall at an increasing rate, so that χ’ will also increase.  The two curves intersect where χ = χ’ 
or, equivalently, β = η.  It can be seen that variations in subthreshold slope actually have a minor 
impact on σ as it affects only the χ’ curve.  In this example, moving the slope ±20 mV/decade 
centered around 100 mV/decade causes the intersection point to change less than ±6%.  The 
impact of this slope variation will further reduce almost linearly with smaller PR and thus will be 
ignored in the following analysis.  On the other hand, threshold variability will have a larger 
impact as it reduces the values of both χ and χ’ at a given value of b.  It can be seen in  Figure 78 
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that a +25% offset in VTH will cause the intersection points to move down by about χ = 0.5 
(around 15%), independent of S. 
 
(a) 
 
(b) 
Figure 79. Contour plots of β (filled squares) and η (open diamonds) 
 vs. supply scaling factors (V) and VTH scaling factor (b), VTH = a-bVDD, -0.025 ≤ b ≤ 0.25 
(a) HP:  90nmDDV = 1.2V, 90nmTHV = 0.2V.  (b) LOP:  90nmTHV = 0.26V, 90nmDDV = 0.9V. 
The two contour plots in  Figure 79 illustrate the likely range for β and η based on the initial 
(90nm) supply and threshold values for the ITRS LOP and HP technologies.  These plots were 
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developed using the same method as in  Figure 78, over various supply scaling factors (V) and 
threshold scaling factors (b) and with the initial values of VDD and VTH shown.  The subthreshold 
slope was fixed at S = 100 mV/decade in all cases and variability ignored.  As mentioned, the 
curve fitting errors increase with supply scaling and larger b, exceeding approximately ±12% 
below and to the right of the dashed line on each plot, representing the putative accuracy limit for 
this model.  As expected, the primary difference between these plots is the range and slope of β 
and η with the reduced gate overdrive (VDD-VTH) of LOP technology increasing its sensitivity to 
movements in both supply and threshold. 
The total power scaling at each (V, b) point in  Figure 79 can be derived by substituting (4.27) and 
(4.43) into the equations used to derive (4.42) so that power scaling becomes: 
 ( )1 2 10
0
( )
1 ( )T RR
AP V P V
P V
β η β
η β
+ − +
−
= +
+
 (4.45) 
where (PR)0 is the initial relative power (e.g. at 90nm) for the particular technology. 
 
Figure 80. Approximate loci of PT=1.0 in (4.45) for LOP and HP technologies,  
with initial relative power (PR)0=0.1, 0.5 and 1.0. A=1.92, no variability. 
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A set of (V, b) loci that result in PT = 1.0 in (4.45) with A = 1.92 and (PR)0 values of 0.1, 0.5 and 
1.0, are shown in  Figure 80.  The β and η data are drawn from  Figure 79.  Although the actual 
value of (PR)0 for a particular technology will depend on a number of indeterminate system-level 
parameters, it can be estimated from their initial VTH/VDD ratios that (PR)0 is likely to range around 
0.5 for HP (see Table 11) and less than 0.1 for LOP technologies.  From (4.45), it is expected that 
the curves for each PR in  Figure 80 will converge at the points where β = η for a given technol-
ogy.  For HP this occurs at β = η ≈ 2.1 at V ≈ 0.805, whereas for the LOP case β = η ≈ 3.1 with 
V ≈ 0.85.  At these points, the overall power will be independent of the relative power term. 
The additional data labels on  Figure 80 (in bold) are the values of σ that result in PT = 1 in (4.42) 
at each point shown.  In most cases, σ increases monotonically with increasing V and b.  The 
exception is the LOP curve with (PR)0 = 0.1 where the peak occurs at b≈0.05, although the varia-
tion along this line is very small, less than 5% across the range of V and b.  The impact of PR on σ 
is most clearly seen in the HP curve.  Where the relative contribution of subthreshold power is 
small, the best case (i.e., largest σ) tends to result primarily from scaling of supply voltage.  This 
has been the case for traditional circuit design to date—adjusting supply with a fixed (or decreas-
ing) threshold.  One example of this is the point at (V, b) = (0.785, 0.035) for which σ = 3 (i.e., 
β ≈ 2, so that χ ≈ 3).  As the contribution from subthreshold power increases, the threshold volt-
age must increase to compensate, with an effect on performance so that the peak σ reduces and 
occurs at higher values of ‘b’. 
 Figure 81 overlays the PT = 1 solution curves from (4.45) onto the contour plots of χ and χ’ at 
various area scaling factors, in this case including +25% variability (i.e., VTH = 1.25(a - bVDD).  
Each curve for (PR)0 = 0.1 and 0.5 therefore describes the scaling of supply and threshold that will 
result in constant power for the various area scaling factors.  Comparing the curves for A = 1.9 
between  Figure 80 and  Figure 81, it can be seen that the larger VTH values in the latter case cause 
the intersection point to occur at a higher supply scaling value (0.87 vs. 0.85).  The values of σ for 
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PT = 1 are shown at a number of points on  Figure 81 (enclosed by a rectangle) illustrating in 
general terms how σ reduces with increasing area scaling. 
 
Figure 81. Contour plots of χ (filled squares) and χ’ (open diamonds) 
90nm
DDV = 0.9V, 
90nm
THV = 0.26V, VTH = 1.25(a-bVDD), -0.025 ≤ b ≤ 0.175. 
Enclosed numbers are σMAX resulting in PT=1 at specific points  
Curve fitting errors exceed ±12% inside the dotted line to the lower right. 
 Figure 82 shows χ and χ’ vs. the threshold scaling factor ‘b’ for a single value of supply scaling 
(LOP technology, V = 0.85).  The central pair of curves are with α fixed at 1.25 and the impact of 
variability is shown by the ±25% error bars around the VTH curve (only a few are shown to avoid 
cluttering the diagram).  As seen previously in  Figure 78, the +3σvth process corner reduces the 
worse-case χ and χ’ values by as much as 25%, reflecting the fact that this corner constrains the 
operating frequency (for a synchronous system) and therefore its overall performance.   Figure 82 
also illustrates the general impact of reducing α, the velocity saturation exponent in (4.12).  
Compared to the original curve with α fixed at 1.25, the “reducing α” curves were derived by 
successively decreasing in α by 0.05 per node, from 1.25 to 1.05, simulating increasingly ballistic 
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transistor behavior.  The result is a significant increase in both χ and χ’ for a given value of b, 
something that is entirely expected given the improved I-V performance that will result from 
ballistic operation.  
 
Figure 82. χ and χ’ vs. b for supply scaling V = 0.85 
(i) α fixed at 1.25; (ii) α decreasing by 0.05 at each successive node.  The error bars show the 
shift caused by a ±25% variation in VTH around its mean value.  Also shown are χ and χ’ derived 
from a simulated 2-bit adder circuit (dashed lines), along with the worse-case σ (α=1.25) that 
results in PS/PD = 1 with PT =1 in (4.42). 
To verify the basic model (at fixed α), a simple 2-bit adder CMOS circuit was developed in 
VHDL-AMS using the EKV models of [333] and simulated with various supply voltages from 
0.9V down to about 0.5V (V = 0.85) and with VTH values determined by ‘b’.  Gate delay and 
static power were measured and least-squares error fits applied to VDD vs. ID = VDD/τ 
(CL = constant) and VDD vs. IS = PS/VDD to determine β and η respectively.  The results (dashed 
lines in  Figure 82) show that both curves exhibit the same trend as the model.  However, the range 
of α for these particular transistor models was determined to be 1.3 to 1.4, and it was also found 
to vary slightly with the value of gate overdrive (VDD-VTH).  Thus while the curve for χ’ is a close 
fit, χ is up to 15% lower than predicted by the model. 
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The final pair of (dotted) curves in  Figure 82 represent the value of σ that satisfies (4.42) for 
constant total power scaling (i.e., PT = 1) with PS/PD = 0.1, 0.5 and 1.0 as labelled, and assuming a 
worse-case +3σvth deviation from the values of χand χ’ predicted by the model.  As expected, 
when the ratio of dynamic to static power is small (0.1), σ closely tracks χ.  On the other hand, 
when these two components become equal, σ exhibits a broad maximum (approximately 1.4 in 
this example) across a wide range of ‘b’.  From  Figure 76 it can be seen that σ ≈ 1.4 means that 
each doubling in area (A = 2) allows the operating frequency to be reduced by around 0.6. 
4.4.6 Node Capacitance Estimates 
Under realistic assumptions, predictive technology models [80] forecast that the capacitance per 
unit area for an average interconnect will tend to reduce at successive technology nodes due to the 
combined effect of reductions in line dimensions, field oxide thickness and effective dielectric 
constant (κEFF).  As it appears likely that the physical area and thickness terms will scale in ap-
proximately the same ratio, it will be reductions in effective dielectric that will have the primary 
impact on the interconnect capacitance. 
For example, the total capacitance values derived in  Figure 83a were generated using the models 
of [80] assuming that the line dimensions are proportional to feature size.  Here, λ = 0.5*Feature 
Size and κEFF reduces at each node in line with ITRS predictions, so that the total interconnect 
capacitance reduces as: 0.4INTC λ∝ .   Figure 83b plots the capacitance of representative lengths of 
local interconnect against the predicted number of devices (N) at successive nodes for three ITRS 
system drivers: power efficient system on chip (SOC-PE), high performance microprocessor/ 
ASIC (HP-MPU) and high density (memory intensive) architectures (labelled ‘hi-density’).  In 
each case, the analysis uses the total capacitance per unit area in  Figure 83a and starts with a fixed 
line 6λ wide by 800λ long which defines the lower boundary of each capacitance curve (labeled 
‘800λ’ in  Figure 83b).  The general trend here is CL ∝ N-0.7 i.e., γ = -0.7. 
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Feature Size 90nm 65nm 45nm 32nm 22nm 16nm 
W=2.5λ (nm) 
S=2.5λ (nm) 
T=4λ (nm) 
H=6λ (nm) 
KEFF 
110 
110 
180 
270 
3.4 
76 
76 
130 
195 
2.9 
54 
54 
97 
135 
2.6 
38 
38 
72 
96 
2.4 
27 
27 
54 
66 
1.7 
20 
20 
40 
48 
1.5 
 Gnd 
CGND 
CGND 
CC CC 
Gnd 
S 
h 
t 
W 
2.5λ 4λ 
6λ 
2.5λ 
 
R  (Ω/mm) 
L  (nH/mm) 
CGND (fF/mm) 
Cc (fF/mm) 
CTOT (fF/mm) 
1111 
1.9 
24 
76 
200 
2227 
1.9 
24 
70 
187 
4200 
2.0 
21 
62 
167 
8041 
2.1 
20 
60 
160 
15090 
2.1 
14  
44  
117 
27500 
2.2 
11 
39 
100 
(a) Interconnect model structure, dimensions and resultant RLC parameters. 
 
(b) Normalized interconnect capacitance vs. N for various technologies. 
Figure 83. Interconnect capacitance (C) at successive technology nodes  
vs. predicted device numbers (N) for some ITRS system drivers.  The capacitance  
scaling region for each (shaded) is bounded by (i) a fixed 3F wide x 400F long  
interconnection line (F = minimum feature size) based on predictive technology  
models of [80] and (ii) load capacitance with LAVE as predicted by [334] for Rent exponent 
p = 0.8.  C is normalized to its value at the 90nm (2005) node. 
The length of this line was then made a function of N using the stochastic wire-length model of 
[334].  This model predicts that the interconnect length (and therefore its capacitance) will grow 
slowly with the number of gates (N), especially for larger circuits.  Although the full model is a 
complex function of N and the Rent exponent P, even for moderate values of N (e.g., N > ~103), it 
quickly asymptotes to a simpler power-law form 'pAVEL kN= (p’ << P) where LAVE is measured in 
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gate pitches, proportional to feature size ( Figure 84).  As interconnect capacitance will tend to 
dominate gate capacitance except for extremely localized connections, the general trend will be 
'p
g AVE INTC N L L C∝ ∝  (Lg = gate length and CINT = line capacitance per unit length).  For exam-
ple, the average interconnect length for a Rent exponent of p = 0.6 (typical for microprocessor and 
similar micro-architectures) is LAVE ∝ N0.135 (gate pitches) implying that a doubling of N might 
result in an approximately 10% increase in interconnect capacitance.  The upper bound on the 
shaded regions in  Figure 83b  represent the capacitance at P = 0.8, for which CL ∝ N0.3 i.e., 
γ = 0.3. 
 
Figure 84. Average wire length as predicted by model of [334] 
(solid line) compared with simplified Rent model – kNp’ (dashed line). 
Although the evolution of γ will depend on a range of issues such as the integration of low-κ 
dielectrics, it appears that it will be relatively insensitive to the scaling of N.  While the overall 
range shown here is about -0.74 ≤γ≤-0.42 for the particular assumptions made regarding the 
interconnect growth (i.e., fixed length or fixed Rent exponent), γ remains remarkably constant, 
varying less than 5% across these three examples.  For example, with p = 0.8, -0.443 ≤ γ ≤ -0.428 
while at p = 0.4, -0.694 ≤ γ ≤ -0.657.   
Dynamic and Subthreshold Power/Energy Scaling vs. Area 
An Area–Power–Performance Model for CMOS  159 
It can also be noted that, as expected, the curve for p = 0.4 is close to the fixed length curve, 
reflecting the low fanout and localized connectivity of architectures with small Rent exponents.  
As a result, it may be safely assumed that -0.7 ≤ γ ≤ 0.3 will encompass the overall range of 
capacitance scaling due to both technology and circuit considerations. 
4.4.7 Applying the Model 
The overall objective of this analysis is to determine the conditions under which parallelism may 
be exploited to reduce power.  Thus it is necessary to ask whether it is actually worthwhile to 
invest additional transistors in producing a parallel version of the system.  This will depend on 
both architecture: how much (performance) ‘return’ is received for an (area) investment; and 
technology: can β and η be set such that they satisfy the inequalities in (4.31) and (4.35) that will 
allow this extra performance to be exchanged for a reduction in power and/or energy? 
Table 13 separates out the various technology impacts on the power calculations of (4.29) and 
(4.33).  Here, σ(max) is the largest σ that results in PT = 1.0, given the constraints on supply 
scaling, β and η shown in  Figure 79.  This was calculated by substituting a range of V (0.79 ≤ V≤ 
0.91), b (-0.05 ≤ b ≤ 0.25), γ and (PR)0 ∝ Vη-β into (4.42) and iteratively determining the largest σ 
for which PT = 1.0 as the power balance was shifted between dynamic, at (PR)0 = 0.1 and sub-
threshold, with (PR)0 = 2.  At low (PR)0, power is mostly constrained by NFCV2 and the most 
aggressive supply scaling available (V = 0.79) results in maximum σ.  For (PR)0 > 0.25, the 
maxima of the σ curves for each V across the range of b are fairly constant, as was seen previ-
ously in  Figure 82 for V = 0.85.  This can be seen by comparing rows 4-7 in Table 13. 
The HP technology case follows the same general form but at generally higher values of σMAX, as 
the larger initial gate overdrive (VDD-VTH) will support more aggressive supply and threshold 
scaling.  Alternatively, it would be easier to exchange increased architectural performance (lower 
σ) for power in this technology.  For example, with fixed α, γ = 0 and PR = 0.5, the entries at row 
25 imply that V and ‘b’ could be set such that an architecture with σ ≈ 2.8 would support scaling 
at constant total power.  With the supply and threshold settings of V = 0.82 and b = 0.145, the 
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scaling of dynamic power (2.8 2.66) / 2.8 1.04DYNP A
−
∝ ≈  is offset by that for the subthreshold case, 
PSUB ≈ 0.93, so that the total power remains at unity.  On the other hand, an architecture capable 
of σ = 2 would allow frequency to be scaled by approximately 0.71 (from (4.4)) and supply 
voltage by 0.76 (from (4.37)), resulting in a total power scaling from (4.42) of PT ≈ 0.77.  Under 
these conditions, total energy, given by the weighted sum of (4.30) and (4.34), would remain 
approximately constant. 
With VTH at its +3σvth extreme, which models the impact of the maximum expected variability on 
the critical path, σ(max) reduces, but not by as much as might be expected.  For example, com-
paring lines 25 and 31 for which (PR)0 = 0.5, σ(max) moves from ~2.8 to ~2.43, a shift of about 
13% and still outside the range 1 < σ < 2 typical of conventional architectures.  Assuming increas-
ingly ballistic device operation (variable α), increases this again to about ~2.6 (row 38), about 7% 
lower than the original value.  It can be concluded that, although variability may have a direct and 
significant effect on circuit performance, it will have a smaller impact on power scaling.  The 
combined effect of variability and α on σ(max) in Table 13 never exceeds ~15%, a figure that is 
likely to be recoverable at the architectural and/or micro-architectural level.  
Table 13 also shows the impact of varying load capacitance, modeled here as γ.  The two exam-
ples given in the table approximate the cases where load increases due to the effect of intercon-
nection growth (γ = 0.25–0.3) and where it reduces at successive nodes due to smaller device 
sizes and advances in technology (γ = -0.65 to -0.7).  In the case of LOP technology, the impact of 
γ = 0.3 (modeling increasing interconnect length) is fairly severe in that the worse-case σ(max) is 
reduced to less than 1.2 (see lines 11 and 12) which would severely limit the available architec-
tural options.  The equivalent effect in the HP case is smaller: σ(max) is reduced to ~1.6, in the 
middle of the range for typical circuits. 
 
Dynamic and Subthreshold Power/Energy Scaling vs. Area 
An Area–Power–Performance Model for CMOS  161 
Table 13 Maximum σ Resulting in PT=1 for various (PR)0, β, η and γ. 
Tech/ 
Scaling PR F 
σ 
max γ β V η b 
∆Vth 
(mV) χ χ' PD PS 
PT 
(norm) NFCV2 TH t-∆V /nVNVe  NV(β+1) NV(η+1)  
LOP 
SOC-PE 
VDD0=0.9 
A=1.92                 
 
 0.10 0.73 2.07 0.00 2.59 0.82 0.717 0.050 6 2.28 1.05 0.95 1.39 1.00 0.95 1.32 0.95 1.39 1 
 0.10 0.60 1.30 0.30 2.56 0.82 0.645 0.050 8 2.28 1.05 0.95 1.39 1.00 0.95 1.32 0.95 1.39 2 
 0.10 1.15 -4.53 -0.70 2.56 0.82 0.645 0.050 8 2.28 1.05 0.95 1.39 1.00 0.95 1.32 0.95 1.39 3 
0.25 0.72 1.94 0.00 3.09 0.85 2.89 0.180 24 1.96 1.86 1.00 1.03 1.00 1.00 1.02 1.00 1.03 4 fixed α 
VTH(mean) 0.50 0.71 1.92 0.00 3.09 0.85 2.89 0.180 24 1.96 1.86 0.99 1.02 1.00 0.99 0.95 0.99 1.02 5 
 1.00 0.71 1.90 0.00 3.09 0.85 2.89 0.190 26 1.96 1.86 0.98 1.02 1.00 0.98 0.92 0.98 1.02 6 
 2.00 0.71 1.90 0.00 3.12 0.87 2.97 0.195 26 1.94 1.87 0.99 1.01 1.00 0.99 0.92 0.99 1.01 7 
0.10 0.70 1.84 0.00 3.14 0.85 1.427 0.025 10 1.94 1.14 0.97 1.28 1.00 0.97 1.30 0.97 1.28 8 fixed α 
VTH+3σvth 0.50 0.68 1.69 0.00 2.94 0.82 1.427 0.100 15 2.03 1.26 0.88 1.18 1.00 0.88 1.12 0.88 1.18 9 
γ = 0 1.00 0.71 1.90 0.00 3.09 0.85 2.89 0.190 26 1.96 1.86 0.98 1.02 1.00 0.98 0.92 0.98 1.02 10 
 0.10 0.58 1.18 0.30 3.14 0.85 1.430 0.075 10 1.94 1.14 0.96 1.28 1.00 0.96 1.29 0.96 1.28 11 
0.50 0.56 1.13 0.30 2.94 0.82 1.434 0.10 15 2.03 1.26 0.88 1.18 1.00 0.88 1.12 0.88 1.18 12 fixed α 
VTH+3σvth 0.50 1.13 -5.44 -0.70 3.09 0.85 2.89 0.180 24 1.96 1.86 0.99 1.03 1.00 0.99 0.96 0.99 1.03 13 
γ ≠ 0 0.50 0.92 7.82 -0.70 3.59 0.81 0.877 0.05 9 1.77 0.72 0.74 1.30 1.00 0.74 1.35 0.74 1.30 14 
 0.10 0.75 2.27 0.00 2.55 0.83 2.03 0.115 18 2.29 1.95 0.99 1.09 1.00 0.99 1.08 0.99 1.09 15 
0.25 0.74 2.21 0.00 2.67 0.84 2.80 0.195 22 2.19 2.33 1.00 0.97 1.00 1.00 0.98 1.00 0.97 16 Red. α 
VTH(mean) 0.50 0.75 2.24 0.00 2.68 0.84 2.90 0.195 22 2.19 2.33 1.01 0.97 1.00 1.01 0.99 1.01 0.97 17 
γ = 0 1.00 0.75 2.27 0.00 2.65 0.84 2.82 0.190 21 2.21 2.32 1.00 0.99 1.00 1.00 1.02 1.00 0.99 18 
 0.1 0.59 1.22 0.30 2.70 0.82 0.356 0.035 5 2.18 0.80 0.92 1.47 1.00 0.92 1.40 0.92 1.47 19 
0.50 0.56 1.11 0.30 3.37 0.85 2.28 0.140 19 1.84 1.39 0.94 1.11 1.00 0.93 1.06 0.93 1.11 20 red. α 
VTH+3σvth 0.50 0.68 1.66 0.00 3.37 0.85 2.28 0.140 19 1.84 1.39 0.93 1.11 1.00 0.93 1.06 0.93 1.11 21 
γ ≠ 0 0.50 0.92 7.82 -0.70 3.39 0.81 0.877 0.050 8 1.77 0.72 0.74 1.30 1.00 0.74 1.31 0.74 1.31 22 
HP  
MPU/ASIC 
VDD0=1.2 
A=1.95                 
 
 0.10 0.80 3.00 0.00 1.93 0.79 0.71 0.050 9 3.17 1.76 0.96 1.32 1.00 0.96 1.24 0.96 1.32 23 
0.25 0.79 2.79 0.00 2.08 0.80 1.75 0.075 18 2.85 2.55 0.98 1.06 1.00 0.98 1.05 0.98 1.06 24 
0.50 0.79 2.80 0.00 2.24 0.82 2.76 0.145 24 2.66 3.12 1.04 0.93 1.00 1.04 0.95 1.04 0.93 25 
fixed α 
VTH(mean) 
γ = 0 1.00 0.81 3.19 0.00 2.28 0.85 4.48 0.190 34 2.56 4.28 1.14 0.80 1.00 1.14 0.77 1.14 0.80 26 
0.1 0.68 1.71 0.25 1.92 0.785 0.62 0.035 7 3.17 1.76 0.96 1.32 1.00 0.96 1.32 0.96 1.32 27 
0.50 0.68 1.70 0.25 2.28 0.84 4.48 0.220 33 2.56 4.28 1.09 0.74 1.00 1.09 0.78 1.09 0.74 28 
fixed α 
VTH(mean) 
γ ≠ 0 0.50 1.23 -3.23 -0.65 2.28 0.84 4.48 0.220 34 2.56 4.28 1.09 0.74 1.00 1.09 0.78 1.09 0.74 29 
0.10 0.76 2.42 0.00 2.39 0.82 2.37 0.100 16 2.44 2.43 0.99 1.00 1.00 0.99 1.10 0.99 1.00 30 
0.50 0.76 2.43 0.00 2.57 0.84 3.36 0.165 25 2.27 2.78 1.04 0.91 1.00 1.04 0.94 1.04 0.91 31 
fixed α 
VTH+3σvth 
γ = 0 1.00 0.77 2.58 0.00 2.60 0.85 3.86 0.190 27 2.25 3.04 1.09 0.89 1.00 1.09 0.91 1.09 0.89 32 
0.10 0.66 1.58 0.25 2.16 0.8 1.03 0.045 8 2.73 1.76 0.97 1.24 1.00 0.97 1.31 0.97 1.24 33 
0.50 0.64 1.50 0.25 2.70 0.85 4.20 0.210 30 2.18 3.06 1.06 0.83 1.00 1.06 0.85 1.06 0.83 34 
fixed α 
VTH+3σvth 
γ ≠ 0 0.50 1.20 -3.74 -0.65 2.47 0.84 3.61 0.145 21 2.36 3.13 1.07 0.88 1.00 1.07 1.02 1.07 0.88 35 
 0.10 0.76 2.47 0.00 2.35 0.82 2.26 0.120 20 2.48 2.41 1.00 1.02 1.00 1.00 1.02 1.00 1.02 36 
0.25 0.76 2.43 0.00 2.39 0.82 2.37 0.150 24 2.44 2.42 1.00 1.00 1.00 1.00 0.92 1.00 1.00 37 red. α 
VTH+3σvth 0.50 0.77 2.59 0.00 2.47 0.84 3.61 0.230 33 2.36 3.14 1.06 0.87 1.00 1.06 0.76 1.06 0.87 38 
 1.00 0.79 2.88 0.00 2.42 0.85 3.81 0.150 20 2.41 3.39 1.12 0.89 1.00 1.12 1.04 1.12 0.89 39 
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Figure 85. σ(max) vs. γ over a range of technology conditions. 
 
 Figure 85 expands on this issue and plots the maximum σ over a range of γ ≥ 0.  It can be seen 
that while the worse-case effect of γ for LOP technology under maximum VTH variability reduces 
σ(max) to around 1.1, it is still above 1.4 for γ < 0.15.  A figure γ = 0.15 implies that each dou-
bling of device numbers will result in about a 10% increase in node capacitance.  In Chapter 5, it 
is determined that the reconfigurable platform will exhibit a worst-case σ of approximately 1.4.  
Limiting the interconnection length such that γ < 0.15 will support σ values in this range even 
under maximum threshold variability.  On the other hand, where load capacitance decreases at 
successive nodes, it is possible to exchange part of the expected performance increase for power.  
In the examples given in the table, the worse-case performance improvement may still be between 
7% and 20%, comparable to the ITRS target of 14–17% per scaling node. 
As outlined previously in Section  2.7.2, various researchers (e.g., [210]) have argued that the 
increased delay penalty resulting from lower VDD/VTH ratios will prevent the efficient exploitation 
of parallel organizations.  However, the results of the model developed here indicate that these 
previous predictions may have been pessimistic.   Figure 86 compares the trends of the operating 
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frequency derived from ( ) / ( ) /MAX D DD TH DDF I sat CV V V N Vα γ∝ ∝ − , with 1/F A σ−∝ .  The 
former term represents the capability of the technology to achieve a particular operating fre-
quency (as a function of supply, threshold and capacitance) and assuming that the logic depth 
remains constant with scaling, while the latter is the target frequency scaling determined by 
power/energy considerations.  It can be seen from  Figure 86 that in all cases down to the final 
supply point at around 0.4V ( Figure 86c and  Figure 86d), FMAX ≥ A-1/σ indicating that these cir-
cuits will be capable of achieving that target frequency over the expected range of supply and 
threshold voltages. 
 
 (a) (b) 
 
 (c) (d) 
Figure 86. Frequency scaling vs. VDD for PT=1.0, PR=0.1 
(a) HP:  VDD0=1.2, VTH0=0.20; mean  (b) HP:  VDD0=1.2, VTH0=0.20; VTH =+25%  
(c) LOP: VDD0=0.9, VTH0=0.26; mean  (d) LOP: VDD0=0.9, VTH0=0.26; VTH =+25%, reducing α. 
In all cases, the upper curve of each pair is FMAX ∝ ID(sat)/CVDD.  
Summary 
An Area–Power–Performance Model for CMOS  164 
4.5 Summary 
It is becoming clear that as on-chip device numbers increase there will be little choice but to 
manage power consumption by exploiting parallelism.  This chapter has developed a new model 
that describes how area can be traded off against all forms of power consumption in CMOS, 
especially the dynamic and subthreshold power terms.  The objective here has been to determine a 
simple set of criteria under which this can occur.   
It was found that for circuits and/or algorithms that can be characterized in terms of ATσ = K1, 
where σ ≤ 2 is known to hold for many algorithms, dynamic and static power will scale with 
similar forms: PDYN ∝ AγχA(σ-χ)/σ and PSUB ∝ Aγχ’A(σ-χ’)/σ.  Here, χ, χ’ and γ describe the scaling of 
drive current, subthreshold current and load capacitance, respectively.  The equations for PDYN 
and PSUB represent an optimum scaling case in which changes in supply and threshold voltages 
result in frequency reductions that are largely compensated by changes to the architecture (e.g., 
using replicated datapaths).  It will be fairly straightforward to derive the values of χ and χ’ from 
small simulations of representative devices and circuits for the given technology or sequence of 
technologies.  Similarly, σ may be determined using a simple architectural–level simulator.  Thus 
all of these parameters can be made available early in the design cycle, making the model a useful 
way of evaluating high-level architectural tradeoffs in the case where supply and threshold volt-
ages can be adjusted at will. 
It is important to note that the model says very little about the actual power consumption of a 
system, which will be a complex function of issues such as device technology, design and layout 
style, activity ratio as well as the specific values of supply and threshold voltage.  The model 
parameters refer to various ratios normalized to a reference technology.  The examples in this 
chapter used the initial (90nm) values for ITRS HP and LOP (i.e., VDD = 1.2V, VTH = 0.2 and 
VDD = 0.9, VTH = 0.26) to show how this choice impacts on the area-power tradeoffs.  Similarly, 
the architectural parameter σ relates area to performance (as F ∝ A-1/σ) for a particular scalable 
organization, normalized to a baseline configuration. 
Summary 
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The parameter σ is often taken to be a measure of the quality of a design and Flynn comments 
that “Designs whose AT product is higher than the state of the art are inferior designs” [170].  
While this is undoubtedly true, the analysis in this chapter implies that not only should it be 
possible to trade area for power for traditional algorithms, but it should be possible to do so with 
some architectures that may have previously been discounted as sub-optimal (e.g. where σ > 2).  
The caveats appear to be the growth of interconnection capacitance and the impact of variability.  
However, this analysis has shown that one can be traded off against the other, especially with the 
reduced capacitance per unit area and increasingly ballistic operation likely with future technol-
ogy. 
The analysis also indicates that the overall impact of variability on the target operating frequency 
and voltage will not be as great as might be expected.  For example, a worse-case +25% shift in 
VTH (i.e., twice the ITRS prediction of ~12%) might move the target frequency scaling by less 
than 10–15%, a figure that might easily be reclaimed at the architectural level.  Performance 
(operating frequency) will continue to improve simply from reductions in load capacitance at 
future technology nodes and it will be possible to exchange some or all of this improvement for 
constant power and/or energy. 
In summary, the model describes limits on the ability to trade frequency for power (and/or en-
ergy), given a particular combination of technology and architecture and given the ability to 
choose a particular sequence of supply and threshold values.  In the next chapter, the parameters 
χ, χ’ and σ are derived for the reconfigurable fabric proposed in Chapter 3 and some predictions 
made regarding the ultimate scalability of this end-of-roadmap fabric. 
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Chapter 5. Power Scaling in the 
Reconfigurable Platform 
“In Engineering, all other things being equal, simpler is 
always better, and sometimes much better.” 
 
Robert Colwell, in [335] 
 
A key objective of this work has been to explore the scalability of locally connected computa-
tional structures at both device/circuit and architectural levels.  In Chapter 3, a reconfigurable 
logic array based on thin-body Schottky-barrier transistors was proposed and analysed.  While 
still challenging to produce, this does offer the promise of a simplified, regular and manufactur-
able fabric.  The reconfigurable array is entirely locally connected, with the basic 6-NOR cell 
fulfilling the functions of logic, interconnect or arbitrary combinations of either.  The analytic 
model developed in  Chapter 4 provides a mechanism for predicting the evolution of power/energy 
in any digital design in terms of an architectural-level parameter, σ, and two circuit-level parame-
ters, χ and χ’.  This chapter brings these threads together by analyzing the characteristics of the 
reconfigurable platform in terms of that model.  Given some assumptions relating to interconnect 
cost, it is determined here that appropriate values of these model parameters can be achieved such 
that architectures mapped to the platform may be continuously scalable in terms of power and 
performance. 
This stage of the analysis has comprised two further levels of simulation, as follows: 
1. Device/Circuit Level: A single pair of 6-NOR cells was built using a modified version of 
a double-gate EKV transistor model sourced from the Laboratoire d'électronique at 
EPFL7 [336].  The modifications made to this model, outlined below, are mainly related 
to the sensitivity of the threshold shift and the variation of the subthreshold slope, both 
functions of the control-gate voltage level on the double-gate device.  These cells were 
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configured into a simple representative circuit—in this case a simple 1-bit adder circuit—
and its performance used to predict the range of the technology-related parameters χ, and 
χ’. 
2. Architectural Level: An architectural-level analysis was performed using a simple mixed 
digital/analog model.  The propagation delay and subthreshold current of the NOR cells 
were modeled as simple functions of supply and threshold voltages, while a purely digital 
model described their logic behavior.  This abstract architectural model was used to de-
rive σ for the example circuits.  The power-area-performance characteristics of the recon-
figurable fabric could then be predicted over the supply range expected for the remaining 
nodes of the CMOS roadmap. 
5.1 VHDL-AMS 
Whereas the circuit-level analysis of the reconfigurable array described in Chapter 3 was based on 
University of Florida SOI (level 10) SPICE models, the analysis from here was transferred to a 
high-level design language (i.e., VHDL-AMS).  This was necessary for two reasons.  Firstly, the 
additional complexity of the circuits made the run times of SPICE untenable.  Secondly, the 
functional analysis at this stage required more direct and independent control over specific aspects 
of the transistors than was available in the physically-based SOI SPICE models.  VHDL-AMS 
offered a suitable solution to both issues. 
Established as IEEE standard 1076.1 in 1999 [337], VHDL-AMS extends the VHDL language 
into the domain of analog and mixed-signal systems such that it supports the description of con-
tinuous-time behavior.  VHDL-AMS adds the concept of a continuous quantity to the basic logic 
signal types in standard VHDL (e.g., std_logic in IEEE1164) and provides a generalized notation 
for describing Differential Algebraic Equations (DAEs).  Multi-discipline networks can be de-
scribed and simulated at two levels of abstraction: as either conservative-law networks 
(Kirchhoff’s networks) or in terms of ideal signal-flow networks.  In conservative-law networks, 
an across quantity represents an effort (e.g. a voltage in the case of electrical systems) while a 
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through quantity represents a flow (e.g. a current).  This provides a straightforward mechanism to 
include analog effects such as the impact of drive current on performance (i.e., propagation delay) 
and logic state on average subthreshold current, within what otherwise would be a purely logic-
level simulation. 
5.2 Device/Circuit Level Modeling 
As mentioned above, the objective here was to predict the expected range of the technology-
related parameters χ, and χ’.  Firstly, the modified EPFL-EKV model is described, followed by 
the results derived for a representative circuit mapped to the single pair of 6-NOR cells.  These 
modifications were necessary because, although various groups (including the EPFL) are actively 
working on double-gate models, none had become available at the time this work was undertaken. 
5.2.1 The EPFL Double-Gate Transistor Model 
Just as for the UFSOI SPICE models used previously, the EPFL-EKV compact model [333] is 
based on physical properties of the MOS structure.  It uses a charge sheet approach in which the 
drain current is derived as the sum of two components, diffusion and drift.  The diffusion current 
is dominant in weak inversion, whereas the drain current in strong inversion is mainly due to drift 
current.  These two components contribute continuously across the full device range, removing 
the need for transition corrections between the linear and saturation regions seen in piece-wise or 
“regional” models. 
The complete model includes expressions for first-order derivatives such as transconductances 
and transcapacitances and is intended to be used for the design of low-voltage, low-current ana-
log, and mixed analog-digital circuits using submicron CMOS technologies.  However, this stage 
of the analysis focused only on the effect of peak normalized drive and subthreshold currents so 
these derivative terms were omitted and fixed capacitances used at each interface.  The model 
equations assume that the silicon channel is undoped or lightly doped and that the mobility is 
constant along the channel.  It also neglects both quantum and poly-depletion effects. 
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Figure 87. ID vs. VBG for the modified EPFL DGSOI model (VFG=0). 
Also shown are data for ErSi-based devices derived from  
[338]: (Jang et al.(1)), [53]: (Jang et al.(2)) and [339]: (Ding-Yu et al.). 
 Figure 87 compares the ID-VGS curve derived using the modified EPFL model with some experi-
mental single-gate devices reported in [53, 338] as well as the simulations of [339].  In [53], an 
annealing step in N2 was used to greatly reduce the interface trap density allowing the subthresh-
old slope to approach its optimum 60 mV/decade value.  On the other hand, the devices reported 
in [338] exhibit a saturation drive current more than an order of magnitude greater, but with a 
poorer off-current range.  The device proposed in [339] suggests the use of both ErSi and CoSi2 to 
set dual barrier heights at the source and drain such that the on-state and off-state currents can be 
optimised separately.   
The curves for the devices shown in  Figure 87 have been adjusted on the horizontal axis so that 
their nominal threshold voltages line up at VG ≈ 0.2V.  Although done here just for ease of com-
parison, it is likely that this sort of threshold adjustment will be achievable in the future using 
metal gate technology with “tuneable” work functions [340].  The final curves for the system 
simulated below were set up with ID(sat) towards the middle of the range of  Figure 87, and with a 
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subthreshold slope of ~100 mV/decade.  The absolute values of ID(sat) and IOFF here are some two 
orders of magnitude higher than suggested by the TCAD simulations of Chapter 3 (cf.  Figure 36 
with VBG = 0).  Moreover, the various devices drawn from the literature exhibit a range of ID(sat) 
that varies by a factor of more than 102 and IOFF as much as 104. 
The model parameters presented in Chapter 4 are normalized such that it is the relative change in 
ID(sat) and ISUB with ∆VTH and ∆VDD with a given technology that is important.  Thus, the key 
aspects of the device models here are those parts that impact on ∆VTH/∆VBG and ∆S/∆VBG.  One 
difficulty with the original EPFL model is that it assumes symmetrical operation i.e., both gates 
driven together, and therefore does not model either of these characteristics.  It also provides no 
explicit mechanism for adjusting S away from its initial value of ~60 mV/decade without the need 
to undertake a complicated physical calibration process for each new set point.   Figure 88 is an 
annotated partial view of the EPFL model that has been modified to account for these effects.  All 
of these alterations represent simple empirical corrections that are not intended to maintain the 
physical accuracy of the charge equations.   
The EPFL model uses a simplified numerical solution to the relationship between charge densities 
and potentials given by [341]: 
 
* 1
0 4 ln 1 OXG CH TH G G G
SI
C
v v v q q q
C
  
− − = + +  
   
 (5.1) 
where *Gv  is the effective gate voltage (= vG – ∆ψi, with ∆ψI the gate-channel work function 
difference), vCH is the electron quasi-Fermi potential, vTH0 the threshold voltage, qG the charge 
density per unit surface on each gate and COX1 and CSI are the gate and silicon layer capacitance 
per unit area, respectively.  The function qi1n in  Figure 88 computes the normalized charge 
density given the potentials on each gate as well as on the source/drain.  It is made up of terms for 
the solution of both components of (5.1) along with a transition potential that selects between 
them.  Thus, in order to account for the threshold shift and changes to subthreshold slope, it is 
necessary to adjust these components along with the transition potential.   
Device/Circuit Level Modeling 
Power Scaling in the Reconfigurable Platform  171 
library IEEE; 
use ieee.math_real.all; 
library IEEE_PROPOSED; 
use ieee_proposed.electrical_systems.all; 
library MGC_AMS; 
use MGC_AMS.conversion.all; 
-- Double gate model based on Prégaldiny et al,  
-- IJNM: Electronic Networks, Devices and Fields, vol. 19, pp. 239-256, 2006 
-- this version does not contain transcapacitances 
-- 
ENTITY dg_nmos IS 
 generic (W :real:= 1.0e-6; -- Gate width [m] 
     L :real:= 1.0e-6; -- Gate length [m] 
     tox1 :real:= 2.0e-9; -- Top gate oxide thickness [m] 
     tox2 :real:= 2.0e-9; -- Bottom gate oxide thickness [m] 
     tsi :real:= 25.0e-9; -- Si film thickness [m] 
     mu0 :real:= 0.01); -- Low-field mobility [m^2/Vs] 
 port (quantity Vth0,Vdmax: in real;terminal d, g1, s, g2, b :electrical);  
END ENTITY  dg_nmos; 
 
ARCHITECTURE asymmetric OF  dg_nmos IS 
--define constants : Physical;  Operating conditions; Derived parameters 
--Define Quantities 
 
--Definition of the qi1n function 
pure function qi1n(vg,s,v :real) return real is 
-- Local precomputed parameters 
 
begin 
 vt := s*(4.0*qt + bs); 
 vp:= vg - vto; 
 vtest := s*(vp - v); 
 if (vtest>vt) then 
 Calculate normalized charge when q>1 
  return -q0*(1.0 + da*(1.0 + 0.13*da)); 
 else 
 Calculate normalized charge when q<<1  
 i.e., logarithmic term is dominant 
  return -q0*(1.0 + da*(1.0 + 0.35*da)); 
 end if; 
end qi1n; 
 
BEGIN 
 S_d==0.64/(vg2+1.23)**0.3; 
 vgn == ((0.4-Vth0)+vg1+(Tox1/Tox2)*vg2)/UT; 
 -- 
 ids==ID0*(-4.0*(qi1n(vgn,S_d,vd/UT)**2- 
   qi1n(vgn,S_d,vs/UT)**2)/(Vdmax**1.75) +  
  4.0*(qi1n(vgn,S_d,vd/UT)-qi1n(vgn,S_d,vs/UT)) +  
  2.0*(log(1.0-(alpha*qi1n(vgn,S_d,vd/UT)))- 
   log(1.0-(alpha*qi1n(vgn,S_d,vs/UT))))/alpha); 
 
END ARCHITECTURE asymmetric; 
Figure 88. Modified EPFL double-gate model. 
The constant and quantity declarations have been omitted for clarity. 
Firstly, the normalised gate voltage in  Figure 88 was extended to include contributions from both 
gate voltages and a term (0.4-VTH0) was included to offset the initial threshold voltage by 0.2V to 
align it more closely with the SPICE models used previously.  The subthreshold slope correction 
equation SD = 0.64/(VG + 1.23)0.3 was then derived empirically by measuring the change in sub-
Entity Declaration 
Unified Drain Current Equation 
subthreshold slope term 
back-gate threshold effect;  
set initial VTH (VTH0).  
α correction term 
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threshold slope as the transition threshold was moved and curve-fitting the resulting data.  It was 
designed to approximate the slope of ∆S/∆VBG derived from the TCAD simulations i.e., 
60 < S < 127 mV/decade over a ±0.45V shift in back gate bias.  Finally, experiments on the 
original model indicated that it follows the general trend of the alpha-law model ID ∝ (VD–VTH)α 
but with α ≈ 1.4.  The quantity 1.75DMaxV  provides a correction to ID(sat) to reduce α to around 1.25 
as suggested by Chen (and verified in Section  2.5.1).  VDMax is the value of VDD at the beginning 
of each simulation run, before it is scaled.  The final results derived from the modified EPFL 
model are show in  Figure 89.  It can be seen that the general shape of the threshold shift and 
subthreshold slope mimics the shape of the previous TCAD simulation results (cf.  Figure 36), 
albeit at higher absolute values of ID(sat). 
 
Figure 89. ID(sat) vs. VGS for the modified EPFL model. 
 
The discussion to this point has focussed only on the nMOS device.  In these VHDL-AMS simu-
lations, the pMOS device is set up as a simple “mirror image” of the nMOS case.  The only 
change is the polarity of the input signals and the signal reference terminal ( Figure 90).  It can be 
seen that in the case of the nMOS model, both the across and through quantities are defined 
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relative to a reference terminal b, which is usually tied to electrical_ref (ground).  The corre-
sponding quantities in the pMOS device are defined in the reverse sense with respect to the termi-
nal b, which in most cases is set to VDD.  In all other respects (except for some of the user defin-
able parameters such as the low-field mobility, µ0), the models are identical. 
 
ENTITY dg_pmos IS 
 generic(W :real:= 1.0e-6; -- Gate width [m] 
   L :real:= 1.0e-6; -- Gate length [m] 
   tox1 :real:= 2.0e-9; -- Top gate oxide thickness [m] 
   tox2 :real:= 2.0e-9; -- Bottom gate oxide thickness [m] 
   tsi :real:= 25.0e-9; -- Si film thickness [m] 
   mu0 :real:= 0.1); -- Low-field mobility [m^2/Vs] 
 port (quantity Vth0, Vdmax: in real; 
  terminal d, g1, s, g2, b :electrical);  
--b is typically Vdd for pMOS, electrical_ref for nMOS 
END ENTITY dg_pmos; 
 
--Quantities definitions –  
 nMOS pMOS 
quantity vg1 across g1 to b; 
quantity vg2 across g2 to b; 
quantity vd across d to b; 
quantity vs across s to b; 
quantity ids through d to s; 
 
quantity vg1 across b to g1; 
quantity vg2 across b to g2; 
quantity vd across b to d; 
quantity vs across b to s; 
quantity ids through s to d; 
 
Figure 90. Interface quantities for nMOS and pMOS models. 
 
5.2.2 Device/Circuit Level Parameter Extraction 
The two model parameters χ and χ’ can be readily derived from the mean critical path delay, 
(assuming average drive current ID(sat) ∝ V/τ) and subthreshold current for a representative 
circuit mapped to the 6-NOR array.  By measuring τ and ISUB over a range of VDD and VTH values 
(with VTH = a-bVDD as before), values for β and η were derived by fitting the I-V data using a 
least-squares error technique, from which 1
1
βχ β
+
=
−
 and 1'
1
ηχ β
+
=
−
 (see Section  4.4.3).   Figure 
91 shows an example of the curves fitted to β and η for VDD and VTH scaling factors of V = 0.85 
and b = 0.05, respectively.  Here the vertical scale is current, normalized to its initial value at 
1.2V.  The maximum fitting errors are approximately ±5% and ±8% towards the centre of the β 
and η curves, respectively. 
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VDD 
VTH 
(0.26-0.05VDD) 
ID 
(sat) 1.720.74 DDV IOFF 0.850.87 DDV  
1.20 0.200 1.00 1.03 1.00 1.01 
1.02 0.209 0.80 0.74 0.78 0.88 
0.87 0.217 0.62 0.53 0.68 0.77 
0.74 0.223 0.46 0.38 0.61 0.67 
0.63 0.229 0.33 0.28 0.58 0.58 
 
 
 
 
    
 
Figure 91. Normalized ID(sat) βDDkV∝ and IOFF ηDDkV∝ with V = 0.85, b = 0.05. 
 
 
Figure 92. χ and χ’ vs. b for V=0.85. 
Solid lines: circuit model ; dashed lines: analytic model, technology assumptions as shown. 
 Figure 92 shows the χ and χ’ curves at the same supply scaling (0.85) compared to those previ-
ously derived directly from the basic analytic models (cf.  Figure 82).  It can be seen that the 
general form is similar, although in the HP case, the slope of the curves implies a higher roll-off 
with threshold voltage than predicted for both ID(sat) and IOFF.  In the LOP case, the curves are 
simply offset by approximately 10%.  These differences reflect the impact of the stacked transis-
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tor topology of the NOR circuit compared to the original values that were determined from the 
characteristics of a single transistor. 
 
(a) LOP Technology  
 
(b) HP Technology 
Figure 93. Contour plots of χ & χ’ vs. supply (V) and threshold scaling (b), no variability 
(χ: filled squares; χ’: open diamonds) 
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Figure 94. χ & χ’ vs. supply and threshold scaling, variability = +25% σVTH  
(χ: filled squares; χ’: open diamonds). 
Just as with the analytic model in Chapter 4, it can be seen from  Figure 93 and  Figure 94 that the 
overall ranges available for both χ and χ’ depend largely on the initial VDD and VTH.  For exam-
ple, using the initial values for ITRS LOP technology (VDD0 = 0.9, VTH0 = 0.26),  Figure 93 exhib-
its 1.8 < χ < 3 and 0.65 < χ’ < 1.7 over the experimental range of supply and threshold voltage 
scaling.  Similarly, in HP technology (VDD0 = 1.2; VTH0 = 0.20) this expands to 2.5 < χ < 5.6 and 
1.5 < χ’ < 4.3.  The dashed lines to the lower right of  Figure 93a and  Figure 93b represent the loci 
of PT = 1 in (4.45) for PR = 0.1, 0.5 and 1.0.  In the same manner as  Figure 80 (page 152), these 
converge to a single point where χ = χ’ (which implies β = η), where PT = 1 for all PR. 
The impact of increasing variability is to reduce the range of χ and χ’.  For the LOP case shown 
in  Figure 94, the range reduces by 20–30% to around 1.5 < χ < 2.1 and 0.5 < χ’ < 1.6, assuming 
that the worse-case VTH variability is +3σVTH = 25% i.e., VTH = 1.25(a - bVDD).  In general terms, 
it will then be more difficult to find an architectural solution that will allow a tradeoff between 
area and power.  This would be entirely expected given the higher absolute threshold values under 
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the maximum variability assumptions.  This tradeoff is examined in greater detail in the following 
section. 
5.3 An Architectural Scaling Model 
The objective of this final stage was to set up some representative computational structures in 
order to validate the predictions of the abstract architectural model developed in Chapter 4.  A 
mixed signal approach has been adopted in which the basic 6-NOR cells of the reconfigurable 
platform were simulated at logic level, while the propagation delay and subthreshold current were 
modeled as continuous functions of VDD and VTH. 
5.3.1 VHDL Behavioral Model 
It was determined in Section  2.5.1, that the alpha-law model will be sufficiently predictive of 
saturation drive current with alpha in the range 1.05 < α < 1.3 so that the relative delay (τP) over 
the range of supply and threshold voltage can be modeled as: 
 ( )p TH
CV KCV
I V V α
τ ∝ =
−
. (5.2) 
Here, device-level considerations such as transistor gain (i.e. (W/L)p:(W/L)n), mobility differences 
etc. are either accounted for in the parameter K, or are constant for a particular circuit configura-
tion and therefore will be normalized out.  Equation (5.2) is used to compute the propagation 
delay for both interconnect and logic.  In Section  3.3.3, it was found that the delay of a type 2 
interconnect is typically around 15–20% of the logic delay, but this ratio was made adjustable in 
order to measure the impact of varying interconnect costs. 
The VHDL-AMS fragment in  Figure 95 illustrates the basic mechanism.  In line (1) the real 
quantity delay is evaluated as in (5.2).  The ADMS® environment provides a set of explicit con-
version utilities, including between the types real and time.  In line 2, the function real2time is 
used to delay the assignment of the logic signal L(0) by the (continuous) value of delay.  Each 
sum-of-products (SOP) function requires two adjacent cells to evaluate and the signal L repre-
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sents an output from the first cell.  An output signal from the second cell, Ao(1), is similarly 
delayed in line (3).  It is assumed that both cells have the same delay function, and that signals on 
all inputs incur the same delay cost.  Strictly, both of these assumptions are invalid: the first 
because of within-die variability and the second due to the impact of the circuit layout (e.g. stack 
effect, variations in switching threshold between inputs, variations in node capacitances, etc.).  
However, the model here is based on normalized aggregate characteristics so it is assumed that 
these effects will average out at the system level. 
(1) delay <= K1*Csqr*V/((V-Vth)**alpha); 
(2) L(0) <= not(inp(3) or inp(5) or inp(1))  
 after real2time(delay); 
 … 
 … 
 … 
(3) Ao(1) <= L(1) or L(2) or L(3) or L(4)  
 after real2time(delay); 
Figure 95. Delay calculation and application in VHDL-AMS  
 
In addition, while it is theoretically possible for the subthreshold slope, S, of double-gate devices 
to approach its optimum value of ~65 mV/decade, the proposed reconfigurable array uses the 
devices in their ground-plane mode for which S is expected to be significantly higher 
(> 100 mV/decade) if the gate oxide thicknesses (TOX1 and TOX2) are approximately equal.  To 
simplify the subthreshold analysis, S was fixed at 100 mV/decade in all of the following, consis-
tent with the values observed over a range of experimental devices reported to date and a constant 
(room) temperature was assumed throughout.  As a result, the subthreshold current was modeled 
as a simple function of VTH:  
 
/
, ,
TH tV nV
OFF p n p nI K W e
−
∝  (5.3) 
where Wp,n is the effective width for the p or n block in a particular circuit topology (either NOT 
or NOR), and nVt is set to achieve the fixed subthreshold slope of 100 mV/decade at 300 K.  The 
parameter Kp,n accounts for variations (in mobility etc.) between process gains of the p and n 
blocks.  The magnitude of IOFF is therefore data dependant.  This could easily be extended to 
model ∆S/∆VTH by making nVt a function of a notional back gate bias, but this was not necessary 
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at this stage as it would simply add a constant “background” leakage term that is proportional to 
the number of inactive cells but some 106 times smaller than the derived ISUB (i.e., in the range of 
10-11A).  The model assumes that only the active (inverting) interfaces contribute to ISUB and that, 
in SOI technology, the pass-gates have no leakage paths to ground.  A VHDL-AMS description of 
a single-bit full adder used in this work can be found in Appendix C.  All of the functions based 
on the 6-NOR array exhibit an identical form. 
 Gate Lines S/D Lines Cell Interface 
Programmed 
logic functions 
Local feedback Local feedback 
Type 1 Gate material 
feedthrough 
Type 2 S/D metal 
feedthrough 
Type 3 Gate material 
feedthrough 
out 
out 
out 
out 
Cell Interface 
Cell Interface 
 
Figure 96. Abstract cell organization and interconnect types 
 
 Figure 96 shows the generic cell and interconnect organizations for the reconfigurable platform.  
In addition to the 6x6 programmable cell and interface, models for the three interconnect types 
were created.  Thus, once a range of components (1-bit adders, D-type FF, multiplexers etc.) were 
defined, the final process of circuit generation became essentially a “floorplanning” exercise in 
which these components and their interconnections were instantiated on adjacent cells. 
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5.3.2 Parallel Architectures and σ 
The question now is whether, assuming the various technology constraints on χ and χ’, will 
parallel architectures mapped to the reconfigurable array result in a range of σ that will allow area 
to be traded for power.  To explore this question, the simple data path of [209] ( Figure 97) was 
used to analyze the behavior of the reconfigurable array.  Although intrinsically simple, this data 
path was considered to be representative of a wide range of parallel architectural solutions, in-
cluding those multiprocessor organizations outlined previously in Section  2.8, for which area is 
explicitly traded for performance.   
 
A 
B 
C 
1/T 
1/T 
1/T 
Comp_out 
(A+B)>C 
ADD COMPARE 
Y 
X 
X>Y 
Y 
X 
 
Figure 97. A simple data path (from [209]). 
 
The basic architecture was replicated as many times as required and the operating performance 
derived for the same critical path in each configuration.  The resulting area-time relationship gives 
σ for this parallel architecture.  The expected power scaling is then given by (4.29) and (4.33).  As 
the fabric is entirely mesh-connected, γ depends only on technology so that γ = 0 at a single 
technology node and γ < 0 where capacitance reduces at successive nodes due to changes in line 
dimensions and dielectric constant of the field oxide. 
The original complexity measures on which the model is based were derived for various VLSI 
circuits under the assumption that propagation time across a wire could be made independent of 
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the wire length simply by adjusting the size of the drivers.  The additional area incurred was 
assumed to be small compared to the wire area and by “fudging” [342] the feature size upwards, 
the area of the driver could be absorbed into the area of its wire.  This is not the case for the 
proposed array, in which “units” of interconnect and logic are formed from the same cells and 
therefore may exhibit comparable area and delay dependencies.  This is a more severe constraint 
than typical distributed computational platforms (e.g. FPGAs). The very high interconnect over-
heads exhibited here may be considered to be representative of ultimately scaled systems that are 
expected to exhibit similarly high interconnection costs. 
 A 
1
T
 
B C CLK 
1
2T
 
T MUX 
ADD ADD 
comp_out 
 
Figure 98. A duplicated version of the simple data path 
(modified from [209]). 
It might reasonably be expected that the assumption of local connectivity in the array will impose 
severe delay overheads on an architecture (resulting in larger values of σ), thereby making the 
frequency--power tradeoff more difficult.  However, it was found that this is not typically the case 
because the so-called “polymorphic” nature of the reconfigurable platform, in which logic and 
interconnect are (mostly) interchangeable can result in compact layouts which tends to offset the 
impact of the interconnect delay. 
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Figure 99. Simplified floorplan for parallel data path of  Figure 98 
(not to scale). 
 
DP0 DP1 
DP3 DP2 
DP4 DP5 
DP7 DP6 
Global inputs  
A B C, clk 
A 
B 
C 
B 
A 
B 
C 
B 
A 
mux control logic control logic 
 
Figure 100. 8-way replicated data path layout. 
 
For example, the duplicated 8-bit data path in  Figure 98 can be synthesized with the floorplan 
shown in  Figure 99.  Here, the two data path blocks are formed from replicated 1-bit 
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add/compare/register slices mirrored across a common central interconnection bus thereby incur-
ring little additional interconnection area or delay penalty apart from a negligible increase in the 
capacitive load on the “corner” routing cells in the central routing channel.  This takes advantage 
of a characteristic of the particular organization chosen for the array i.e., that the dataflow direc-
tion can be reversed simply by shifting the slice mapping by one cell position in any direction.  
Continuing this idea, adjacent data path blocks may be connected by abutment, sharing intercon-
nect channels where appropriate ( Figure 100), thereby further limiting the growth of the intercon-
nect. 
Table 14 Normalized scaling characteristics of the simple parallel data path. 
# Parallel Data Paths (N) 
2 4 8 16 
 
Architecture A T A T A T A T ƒ(A,F) σ 
Chandrakasan ♣ 2.06 0.58 4.17 0.33 8.67 0.19 17.66 0.11 F≈A-0.77±0.8% 1.3 
FPGA baseline 2.11 0.50 4.23 0.28 8.45 0.14 16.93 0.07 F≈A-0.94 ±4% 1.06 
PMA: ∆τINT=0.2 1.88 0.53 3.29 0.285 6.28 0.16 11.5 0.095 F≈A-1.0 ±2% 1.0 
PMA: ∆τINT=0.5 1.88 0.53 3.29 0.33 6.28 0.21 11.5 0.125 F≈0.95A-0.85±5% 1.18 
PMA: ∆τINT=1.0 1.88 0.53 3.29 0.36 6.28 0.27 11.5 0.185 F≈0.9A-0.7±10% 1.4 
♣ circuit from [209]; estimates based on typical standard cell circuits. 
Table 14 shows the results for various parallel implementations of this data path.  In each case, 
both the area and critical path delay, measured between Register A clock rising edge (↑RegA) and 
comp_out in  Figure 97, have been normalized to their value with single path instantiated (N = 1).  
Normalization removes any technology impact here, so that the critical path depends only on the 
unit-delays over the various paths in the architecture in dimensionless units.  The aggregate delay 
is given by cp MUX
T
T T
N
= + , where Tcp is the critical path delay from ↑RegA to the final multi-
plexer and TMUX is the delay of the multiplexer where N > 1 (cf.  Figure 24, page 60).  The succes-
sive values of T also describe the frequency scaling that would result in constant overall perform-
ance, and thus σ for that circuit, as shown in the right-most two columns of the table. 
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The area and delay estimates for the add/compare circuit of [209] (labelled Chandrakasan) have 
been extrapolated well past those originally reported and are based on typical characteristics for 
static CMOS standard cell circuits.  The area scaling result is quite different to that reported in 
[209] as it is based on the increase in switching device numbers and does not include the large 
area overhead incurred by the routing channels in a standard cell system.  As a result, area (A) 
grows just slightly super-linearly, O(N1.04).  It was also assumed that the combination of additional 
routing and the output multiplexer adds log2(N) unit gate delays to the critical path (N = number 
of parallel paths) so that the delay T∝N-0.8.  A value of σ can be determined under these assump-
tions by equating the area and delay terms such that N = A0.96 = T-1.25 and thus F = A-0.77. The 
resulting value of σ ≈ 1.3, places it towards the middle of the range for conventional architectures 
(1 < σ < 2). 
To derive the results for the architecture labelled FPGA baseline, the replicated 8-bit add/compare 
circuit was implemented in VHDL using Xilinx® ISE 8.1i and mapped to a Spartan xc2s200e-6pq 
device.  The area figures shown are based on the total equivalent gate count reported by the ISE 
as that figure is more directly comparable between these examples.  The delay is based on the 
worse-case critical path from ↑RegA to comp_out, as before, reported by the (unconstrained) post-
place and route static timing report.  For this FPGA implementation, area grows approximately 
O(N) while the growth in delay is close to O(N-0.92) giving σ ≈ 1.1 over the range of parallel paths 
in this experiment.  These two circuits—the original add/compare and the FPGA implementa-
tion—form a baseline against which the reconfigurable array will be compared in the following 
section. 
5.3.3 Scalability Estimates for the Reconfigurable Platform 
Having now simulated the reconfigurable array of Chapter 3 in terms of both its device/circuit 
behavior (Section  5.2.2) and its architectural characteristics (Section  5.3.2, above), it is now 
possible to derive the overall relationship between area and power/energy. 
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Architectural Parameter (σ) 
As can be seen in Table 14, despite being constrained by its local interconnection topology, the 
proposed reconfigurable array exhibits 1 ≤ σ ≤ 1.4 for the replicated architecture considered here.  
As the layout is based on a hierarchy of blocks clustered around common interconnection busses, 
total area growth is slightly sub-linear i.e., A ≈ N0.87.  The three examples labelled PMA in Table 
14 illustrate the impact of increasing interconnect cost, represented here by the ratio of the inter-
connect delay to the logic delay.  It was determined above that the delay of the dominant inter-
connect (type 2, see  Figure 96) is likely to be in the range 15–20% of the logic delay, due to the 
low RC time constant of its interconnect metal.  This is the first PMA line in Table 14 
(∆τINT = 0.2), for which T ≈ N-0.88, resulting in σ ≈ 1.0.  At the other extreme, a maximum value of 
σ = 1.4 has been derived under the assumption that interconnect delay is equal to logic delay (i.e., 
∆τINT = 1.0).  These curves are illustrated in  Figure 101, along with the baseline and can be com-
pared to  Figure 64 (page 119). 
 
Figure 101. Area-Time relationship for the examples of Table 14. 
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Technology Parameters (χ and χ’) 
In  Figure 102, the contour plots derived using the modified EPFL-EKV double-gate models 
assuming maximum VTH variability (σVTH = +25%, cf.  Figure 94) are overlayed with various 
solution loci from (4.45).  Here, the dashed lines represent the values of σ that result in PT = 1.0 
for A = 1.8, 2.0 and 2.1, all at PR = 0.1.  These curves can be compared to those in  Figure 80, 
which were derived using the device characteristics of  Figure 79.  In general terms, supply and 
threshold scaling values below these curves will result in reducing total power with area, although 
the individual dynamic or subthreshold terms may still be above 1.0.  The (brown) dotted curves 
trace PT = 1.0 for PR = 0.1, 0.5 and 1.0 at A = 1.9, which is a slight overestimation of the area 
scaling observed for the three PMA circuits in Table 14. 
 
Figure 102. Contour plots for χ (filled squares) and χ’ (open diamonds) 
as in  Figure 94 (σVTH=+25%), overlayed with loci of PT=1 at various A and PR. 
The normalized voltage and power predictions in Table 15 result from the application of the 
model at three points on the curve for A = 1.9, PR = 0.1, as identified by the circled numbers 1–3 
on  Figure 102.  In each case, χ and χ’ are derived from the plot while the σ value is the maximum 
An Architectural Scaling Model 
Power Scaling in the Reconfigurable Platform  187 
value (σMAX) that results in PT ≈ 1 in (4.42).  The table uses the frequency scaling given by (4.4) 
plus the supply and threshold voltage values from  Figure 102 to predict the dynamic and sub-
threshold power scaling at that point.  It can noted that in each row of the table, the target operat-
ing frequency is always less than is actually achievable by the given technology i.e., 
-1/ 1.25( - )DD THA V Vσ ≤ , even where the worse-case VTH becomes a significant fraction of the 
supply. 
Table 15 Predicted voltage and power scaling at numbered points on  Figure 102. 
A = 1.9, PR = 0.1, γ = 0. 
 
         
χ=1.60 σ=1.60 Area VDD VTH PDYN PSUB  PTOT  
χ'=1.60   a=0.440   PR PR PR 
F∝A-1/σ 
∝F 
1.25(V - V )DD TH
V
 
A=1.9 V=0.886 b=0.20 (σ-χ)/σA  (σ-χ')/σA  0.1 0.5 1.0 
1.00 1.0 1.00 0.90 0.325 1.00 1.00 1.00 1.00 1.00 
0.67 0.8 1.90 0.80 0.350 1.00 1.00 1.00 1.00 1.00 
0.45 0.7 3.6 0.71 0.373 1.00 1.00 1.00 1.00 1.00 
0.30 0.5 6.9 0.63 0.393 1.00 1.00 1.00 1.00 1.00 
0.20 0.3 13.0 0.55 0.411 1.00 1.00 1.00 1.00 1.00 
 
         
χ=1.79 σ=1.66   A=0.328   PR PR PR 
χ'=0.89 
  V=0.86 b=0.075 (σ-χ)/σA  (σ-χ')/σA  0.1 0.5 1.0 
1.00 1.00 1.00 0.90 0.325 1.00 1.00 1.00 1.000 1.00 
0.68 0.83 1.90 0.77 0.337 0.95 1.35 1.00 1.11 1.18 
0.46 0.65 3.61 0.67 0.347 0.90 1.81 1.00 1.24 1.40 
0.31 0.47 6.86 0.57 0.356 0.86 2.44 1.00 1.38 1.65 
0.21 0.28 13.03 0.49 0.363 0.82 3.29 1.00 1.54 1.96 
 
         
χ=1.89 σ=1.63   A=0.278   PR PR PR 
χ'=0.5 
  V=0.84 b=0.02 (σ-χ)/σA  (σ-χ')/σA  0.1 0.5 1.0 
1.00 1.00 1.00 0.90 0.325 1.000 1.00 1.00 1.00 1.00 
0.67 0.81 1.90 0.76 0.327 0.903 1.56 1.00 1.21 1.32 
0.43 0.61 3.61 0.64 0.328 0.815 2.44 1.00 1.46 1.74 
0.28 0.41 6.86 0.53 0.329 0.736 3.80 1.00 1.76 2.29 
0.19 0.21 13.03 0.45 0.330 0.664 5.93 1.00 2.12 3.03 
 
Each of these three scaling assumptions represents a different tradeoff between dynamic and 
subthreshold power.  At point 1, the terms χ and χ’ are very close, so that the scaling of both the 
dynamic and subthreshold power will be similar.  This is illustrated in the first group of figures in 
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Table 15, where both PDYN and PSUB ≈ 1.  This is also the point at which the total power PT is 
largely independent of the relative power.  Moving towards points 2 and 3 represents a trade-off 
between greater supply scaling (smaller V, leading to reduced dynamic power) and less aggres-
sive threshold scaling.  Between points 1 and 2, σMAX varies only a small amount, up to a maxi-
mum of 1.66. 
In all cases, the trend for the absolute values of threshold voltage is quite different to that pre-
dicted by the ITRS (cf.  Figure 77, page 145).  The ultimate threshold voltage values illustrated in 
Table 15 (e.g., VDD = 0.54 and VTH = 0.411) can be contrasted with the ITRS predictions that 
assume that the target 14–17% performance increase at each generation mandates a constant or 
slightly reducing threshold voltage and that subthreshold power loss will be controlled by improv-
ing the subthreshold slope.  This will be difficult to achieve with double-gate SOI technology, 
especially when the back and front gate oxide surfaces approach approximately equal thicknesses, 
in which case the sub-threshold slope is predicted to asymptote to a fixed final value in the range 
100–115 mV/decade.  The only remaining option to control subthreshold leakage will be to in-
crease the threshold voltage as supply falls, with the resultant fall in performance being made up 
at other levels in the design hierarchy.  This assumption has guided the model developed in this 
work.  However, it makes little sense from a system point of view to simply exchange an increase 
in area for a constant level of power and performance.  Ideally, it should be possible to choose an 
operating point that allows for both a reduction in power and an increase in performance.  This 
issue is explored briefly in the following section. 
5.3.4 Power–Performance Tradeoffs in Future Technology 
Having now determined a range of σ achievable for the parallel data path implementation, this 
section compares how the reconfigurable platform might support scaling given some reasonable 
assumptions about the evolution of low-operating power (LOP) technology.  An objective of the 
model is to allow quick evaluation of the tradeoffs between area, performance and power in the 
reconfigurable array.  A number of examples of these tradeoffs are developed based around the 
technology parameters of  Figure 102, which assumes a worse-case threshold variability of 25%. 
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Table 16 Baseline LOP scaling scenario. 
A = 1.9, γ = 0 and  -0.3, σ = 1.0 and 1.4. 
 γ=0 
Total Power Perf. N Area VDD  (V) 
VTH  
(V) 
CINT 
γ = 0 
Freq 
σ = 9.5 FMAX PD=ACFV
2
 PSUB (PR)0=0.1 (PR)0=0.5 (PR)0=1.0 σ=1.0 σ=1.4 
1 1.0 0.90 0.290 1.00 1.00 1.00 1.0 1.0 1.0 1.0 1.0 1.0 1.0 
2 1.9 0.80 0.266 1.00 0.93 0.95 1.4 2.9 1.5 1.9 2.2 1.8 1.5 
4 3.6 0.70 0.242 1.00 0.87 0.90 1.9 8.4 2.5 4.1 5.1 3.2 2.2 
8 6.9 0.60 0.219 1.00 0.82 0.83 2.5 23.5 4.4 9.5 13.0 5.6 3.2 
16 13.0 0.50 0.195 1.00 0.76 0.76 3.1 64.0 8.6 23.4 33.6 9.9 4.8 
 γ = -0.3 
Total Power Perf. N Area VDD  (V) 
VTH  
(V) 
CINT 
γ = -0.3 
Freq 
σ = -5.1 FMAX PD=ACFV
2
 PSUB (PR)0=0.1 (PR)0=0.5 (PR)0=1.0 σ=1.0 σ=1.4 
1 1.0 0.90 0.290 1.00 1.00 1.00 1.0 1.0 1.0 1.0 1.0 1.0 1.0 
2 1.9 0.80 0.266 0.82 1.13 1.15 1.4 2.9 1.5 1.9 2.2 2.2 1.8 
4 3.6 0.70 0.242 0.68 1.29 1.32 1.9 8.4 2.5 4.1 5.1 4.6 3.2 
8 6.9 0.60 0.219 0.56 1.46 1.49 2.5 23.5 4.4 9.5 13.0 10.0 5.8 
16 13.0 0.50 0.195 0.46 1.65 1.63 3.1 64.0 8.6 23.4 33.6 21.6 10.4 
 
This analysis starts with a baseline scaling scenario (Table 16) derived from the supply and 
threshold voltage trends predicted for LOP technology in the 2005 ITRS [11] (cf.  Figure 77).  The 
magnitude of the threshold voltages have been increased by about 12% to account for the pre-
dicted level of threshold variability.  Here it is assumed that the circuit will be operated at the 
maximum achievable frequency for the given technology assumptions so that σ is set such that 
1/ 1.25( ) /MAX DD TH L DDF A V V C Vσ−∝ = − ).  The growth in area, A = 1.9, is the same as in Table 15.  
The right-most performance column is 1/MAX
F
A σ−
, the ratio of the normalized operating frequency 
(≈ FMAX) to the frequency that results in constant performance in Table 14 with ∆τINT = 0.2 (i.e. 
σ = 1.0) and ∆τINT = 1.0 (σ = 1.4).  It is evident that σ = 1.0 represents a lower bound for this 
platform, under the assumption that ∆τINT ≥ 0.2.  On the other hand, it is possible that an architec-
ture that is grossly interconnect–limited may exhibit σ > 1.4, under worse-case assumptions for 
interconnect cost. 
In mesh-connected organizations such as the PMA platform, the interconnection topology is fixed 
so that the scaling of load capacitance will depend only on technology.  Thus, in the single tech-
nology case, γ = 0.  This is the assumption for the first five entries in Table 16 and σMAX ≈ 9.5 
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closely approximates the scaling of the maximum frequency, FMAX, as constrained by V and b.  
Under these assumptions, performance will grow by a factor in the range of 1.5–1.8 for each 
increase in area, depending on the assumed interconnect cost (∆τINT).  At the same time, dynamic 
power grows by more than three times and subthreshold power by more than 60x over the supply 
range shown, consistent with the general trend illustrated in  Figure 77.  Setting γ = -0.3 (the 
remaining five lines in Table 16) results in a ~13% per node decrease in the intrinsic delay (ap-
proximately equal to the ITRS prediction for LOP technology) and σMAX ≈ -5.1.  As the increase 
in frequency is proportional to 1/C, the overall dynamic and subthreshold power will remain the 
same while performance can grow by as much as ~22x over the range of N. 
Table 17 Some example power and performance predictions. 
γ=0 
Total Power PT V b σMAX χ χ' PD PS (PR)0=0.1 (PR)0=0.5 (PR)0=1 FMAX F Perf. 
Rel. 
Perf. 
0.91 0.200 2.30 1.70 1.910 1.18 1.11 1.18 1.16 1.15 0.76 0.76 1.20 0.83 
0.89 0.200 1.60 1.60 1.60 1.00 1.00 1.00 1.00 1.00 0.67 0.67 1.06 0.73 
0.87 0.200 1.25 1.54 1.420 0.86 0.92 0.87 0.88 0.89 0.60 0.60 0.95 0.65 
0.87 0.075 1.90 1.81 0.940 1.03 1.38 1.07 1.17 1.23 0.71 0.71 1.13 0.78 
0.86 0.075 1.66 1.79 0.89 0.95 1.35 1.00 1.12 1.18 0.68 0.68 1.07 0.74 
0.85 0.075 1.50 1.75 0.840 0.90 1.33 0.95 1.08 1.15 0.65 0.65 1.03 0.71 
0.85 0.020 1.90 1.94 0.530 0.99 1.59 1.07 1.26 1.36 0.71 0.71 1.13 0.78 
0.84 0.020 1.64 1.89 0.50 0.91 1.56 1.00 1.21 1.32 0.68 0.68 1.07 0.74 
0.83 0.020 1.50 1.85 0.460 0.86 1.56 0.97 1.20 1.31 0.65 0.65 1.03 0.71 
γ=-0.3 
0.91 0.200 9.00 1.70 1.910 1.21 1.15 1.21 1.19 1.18 0.93 0.93 1.47 0.84 
0.89 0.200 3.00 1.60 1.595 1.00 0.99 1.00 0.99 0.99 0.81 0.81 1.28 0.73 
0.87 0.200 1.95 1.54 1.420 0.85 0.91 0.86 0.87 0.88 0.72 0.72 1.14 0.65 
0.87 0.075 4.20 1.81 0.940 1.02 1.37 1.06 1.16 1.22 0.86 0.86 1.36 0.77 
0.86 0.075 3.50 1.79 0.885 0.97 1.36 1.02 1.13 1.20 0.83 0.83 1.32 0.75 
0.85 0.075 2.70 1.75 0.840 0.89 1.32 0.95 1.08 1.15 0.79 0.79 1.25 0.71 
0.85 0.020 4.10 1.94 0.530 0.97 1.58 1.05 1.24 1.35 0.86 0.86 1.35 0.77 
0.84 0.020 3.20 1.89 0.500 0.90 1.56 1.00 1.21 1.32 0.82 0.82 1.29 0.74 
0.83 0.020 2.60 1.85 0.460 0.84 1.55 0.95 1.18 1.30 0.78 0.78 1.24 0.70 
 
Table 17 lists the total power scaling from (4.44), frequency from (4.4) and performance for some 
example (V, b) points on  Figure 102, normalized here to the worse-case prediction in Table 14, 
σ = 1.4.  The right-most column in this case (relative performance) is the normalized performance 
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(i.e., 
1/
1/1.4
A
A
σ−
−
), divided by the relevant LOP baseline figure in Table 16.  Relative performance 
therefore describes the impact on T of increasing VTH while reducing VDD in order to constrain 
subthreshold power.  Each of the groups of three rows in Table 17 are centered on points 1–3 on 
 Figure 102 (cf. Table 15) and illustrate the tradeoffs between supply scaling, power and perform-
ance.  Where γ = 0, operating at any of the central (V, b) points (highlighted in grey on Table 17) 
will result in constant power scaling at (PR)0 = 0.1 while achieving a slight increase in perform-
ance, around 6–7% per node in Table 17, given by the difference between σ for constant power 
(e.g., ~1.6) and for constant performance (1.4 in this case).  For example, in line 2 of Table 17 
above, 1/1.6 1/1.4 0.09Perf. / 1.9 1.06A A− −= ≈ ≈ . 
At the decreasing load capacitance implied by γ = -0.3, these parallel circuits can be still set up to 
exhibit constant power, but at a higher relative operating frequency resulting in about a 30% 
performance improvement per node.  As expected, increasing V supports a higher intrinsic per-
formance (larger σMAX) that can be traded for power in a controlled manner via more aggressive 
frequency scaling (i.e. by setting σ ≤ σMAX).  As σMAX is the maximum achievable value con-
strained by the scaling of supply and threshold, σ may be set to any value below this, resulting in 
a linear tradeoff  (∝ F) between performance and power. 
5.4 Summary 
As identified in Chapter 2, power/energy density will be a key issue affecting computer architec-
ture as technology evolves towards the end of the roadmap.  One way to address this issue is to 
trade off parallel operation (area) for power, for example by using replicated data paths.  The 
effectiveness of this approach depends, in turn, on another important limitation in future architec-
tures, that of interconnection cost.  This chapter has analysed the power-area-performance scal-
ability of a computational structure based on thin-body Schottky-barrier transistors that form a 
homogeneous, mesh-connected reconfigurable fabric using the analytic model developed in the 
previous chapter i.e., in terms of the circuit parameters χ, χ’ and γ, and the architectural parameter 
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σ.  In essence, χ describes the evolution of ID(sat) with supply and threshold voltages, and estab-
lishes bounds on the scaling of performance (frequency) and dynamic power.  Similarly, χ’ meas-
ures the impact of threshold voltage on subthreshold current for the given technology, thereby 
determining the scaling of subthreshold power.  The exponent γ models the change in capacitance 
that will occur both at the device level, due to technology change, and at the circuit level due to 
the impact of the interconnection topology.  For the mesh-connected topology considered here, 
load capacitance will depend only on technology, so γ ≤ 0. 
This chapter has explored the constraints on σ given the likely characteristics of the homogeneous 
reconfigurable platform with entirely local connectivity between adjacent cells.  The most severe 
constraint in this case is the assumption that interconnect and logic are formed from the same 
reconfigurable cells and therefore exhibit similar area-performance tradeoffs.  Local interconnect 
topology is also limited to two lines running in orthogonal directions, reminiscent of the early 
standard cell routing systems that had just a single metal layer plus polysilicon available for use as 
interconnect. 
Despite worse-case assumptions with respect to variability and interconnect costs, the reconfigur-
able platform has been shown to support the synthesis of parallel architectures that will, in turn, 
allow reducing power with area.  As an example, it was demonstrated that LOP devices at a single 
technology node will allow power to be exchanged completely for performance for any architec-
ture capable of about σ < 1.6.  Even under the most severe interconnection constraints, a replica-
tion of a simple data path on the reconfigurable array achieved σ < 1.4.  It is highly likely that 
there are many other parallel organizations that can exhibit a similar or better range of perform-
ance.  The situation improves further when capacitance reduces at successive nodes.  In this case, 
it is possible to exchange a 2x area increase for a 30% increase on performance per scaling node, 
while maintaining constant power.  Thus, since a characteristic of this platform is that the supply 
and threshold voltages may be set more-or-less as required, it can be seen that reconfigurable 
logic arrays of the type studied here will support a continuous tradeoff between power and area. 
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Chapter 6. Summary, Conclusions and 
Future Work 
“Usefulness is a logarithmic function of technology.” 
 
Theo Claasen, in [113] 
 
6.1 Summary 
It is evident that a number of key challenges remain as technology moves further into the 
nanoelectronic domain.  It is likely that the combined forces of design effort, manufacturability, 
reliability, variability and power will favour simple, reconfigurable, locally-connected hardware 
meshes that merge processing and memory.  Power (or more strictly, energy-delay) will be a 
“first-class” constraint that will need to be managed at all levels in the design hierarchy.   
This research has set out to examine whether simple, regular reconfigurable structures with a 
minimal number of interconnection layers (that therefore have a good chance of achieving sub-
10nm feature sizes) will support scalable computer micro-architectures.  To examine this issue, 
the work commenced with an analysis of the characteristics of a plausible (but still hypothetical) 
Schottky-barrier circuit technology.  Thin-body or silicon nanowire devices of this type are beginning 
to emerge from research laboratories and, although they will still present a challenge to manufacture, 
at least offer the promise of simplified processing that will allow them to reach truly nanoscale gate 
dimensions. 
A fine-grained, locally connected reconfigurable architecture has been proposed and analysed.  
The operation of the platform is based on a unique characteristic of thin-body double-gate devices 
i.e., that the threshold voltage seen at one gate of a double-gate transistor may be substantially 
altered using the bias on its second gate.  This variable threshold concept can greatly reduce the 
overall subthreshold power of the platform by uncoupling the conflicting requirements of high 
performance and low standby power.  In addition, it allows the functionality of the cells to be 
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configured.  The resulting organization has been described as “polymorphic” as each component 
cell is capable of being configured as logic, interconnect, or a combination of both.  The expected 
characteristics of this reconfigurable platform have been presented based on a thin-body double-
gate silicided source/drain Schottky-barrier technology. 
As identified in Chapter 2, power density will be a key issue affecting computer architecture as 
technology evolves towards the end of the roadmap.  Due to the conflicting requirements of high 
performance and low subthreshold power, as device numbers increase it is likely that there will be 
little choice but to manage power consumption by exploiting parallelism.  In Chapter 4, a new 
model has been developed that describes how area can be used to reduce power consumption in 
CMOS, in particular the dynamic and subthreshold power terms.  This model identifies a simple 
set of criteria that describe scalable architectures.  It was found that for circuits and/or algorithms 
that can be characterized in terms of ATσ = K1 where σ ≤ 2 holds for many algorithms, dynamic 
power will scale as: PD ∝ AγχA(σ-χ)/σ and subthreshold power as: PSUB ∝ Aγχ’A(σ-χ’)/σ.  The parame-
ters χ, χ’ and γ depend on physical issues such as technology and circuit design as well as the 
growth of interconnection capacitance and the impact of variability.  The parameter σ can be 
interpreted as describing how serial an architecture is i.e., how much performance improvement 
can be traded for an increase in area.  It must be remembered that the model says very little about 
the actual power consumption of a system, in that the technology parameters χ, χ’ and γ refer to 
the ratio of saturation drive current, subthreshold current and capacitance to some notional refer-
ence.  It characterizes the limits on the ability to trade frequency for power (and/or energy), given 
a particular combination of technology and architecture and given the ability to choose a particu-
lar sequence of supply and threshold values. 
The model has been applied to the reconfigurable platform and its power-area-performance char-
acteristics have been analysed in terms of the parameters σ, χ and χ’.  While it might reasonably 
be expected that σ would be severely impacted by the assumption that the interconnect and logic 
for this platform are formed from the same reconfigurable cells and therefore exhibit similar area-
performance tradeoffs, this was found not to be the case.  Even under a worst-case assumption 
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where interconnect and logic delays are equivalent, it appears that σ<1.4 will be achievable for 
regular, parallel architectures of the type studied here. 
6.2 Conclusions 
The work in this thesis has been concerned with the evolution of digital hardware systems as 
devices scale towards the end of the CMOS roadmap.  It has been motivated by two related ques-
tions: (1) can complex heterogeneous micro-architectures be based on regular homogeneous, 
reconfigurable circuit structures and (2) can these structures be made ultimately scalable to sup-
port the massive transistor counts expected at end-of-roadmap dimensions?  These questions have 
been answered using a hierarchical simulation approach using a number of plausible assumptions 
about future device trends. 
Using a combination of TCAD and SPICE circuit simulation, it has been shown that the charac-
teristics of fully depleted dual-gate thin-body Schottky barrier silicon transistors will not only 
support low-power operation per se, but will also allow the development of a locally-connected 
reconfigurable computing mesh.  Unlike a conventional FPGA, the fabric would be configured by 
changing the bias on the control gates of the dual-gate complementary devices such that the 
switching threshold seen at the other gate is moved, thereby altering the logic performed by the 
gate.  Organizing these devices into simple arrays permits the development of complex heteroge-
neous computing functions from this homogeneous, mesh-connected organization.   
The results derived from SPICE simulations of simple circuits have shown that dynamically 
shifting the threshold voltage of these TB-FDSBSOI circuits may reduce subthreshold power loss 
by in excess of 103 in some typical cases examined in this work.  As the back gate of a double 
gate transistor presents approximately the same load as the front gate, such mode-switching can 
be achieved at normal circuit speeds.  The TCAD simulations have also indicated that the magni-
tude of the threshold shift effect will scale with device dimensions and will remain compatible 
with device reliability constraints. 
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A simple array topology based on a 6-input, 6-output NOR block has been analysed and a number 
of combinational logic and asynchronous state machines have been demonstrated using the recon-
figurable technique.  Unlike conventional reconfigurable architectures (e.g., commercial FPGAs), 
this basic component is used interchangeably for both logic and interconnection.  Even so it has 
proved fairly straightforward to derive circuits using conventional asynchronous design tech-
niques that are more-or-less equivalent to current FPGA blocks comprising LUTs, flip-flops, 
multiplexers etc.  This organization has been shown to offer substantial reductions in the overall 
implementation size of circuits exhibiting low Rent exponents due to its ability to form consoli-
dated functional blocks as and where required. 
It has been found in this work that for circuits and/or algorithms that can be characterized in terms 
of ATσ = K1 (where σ ≤ 2 holds for many algorithms), dynamic and static power will scale as: 
PDYN ∝ AγχA(σ-χ)/σ and PSUB ∝ Aγχ’A(σ-χ’)/σ, respectively.  Here, χ, χ’ and γ describe the relationship 
between supply voltage and drive current, subthreshold current and load capacitance, respectively, 
while σ describes the relationship between performance (operating frequency) and the area of a 
given architecture or micro-architecture.  These equations represent an optimum scaling case in 
which changes in supply and threshold voltages result in frequency reductions exactly track 
changes in performance.  The values of χ and χ’ may be obtained from small-scale SPICE simu-
lations of representative devices, whereas σ may be derived using an abstract-level architectural 
simulator.  Thus all of these parameters could be made available early in the design cycle, making 
them a useful way of gauging high-level architectural tradeoffs. 
It must be reiterated that the model says very little about the actual performance and/or power 
consumption of a system, which depends on a range of issues such as technology, design and 
layout style, the activity ratio as well as the specific values of supply and threshold voltage.  The 
parameters of this model refer to various ratios normalized a notional reference.  The various 
examples in this work have shown how this choice impacts on the area-power tradeoffs.  Simi-
larly, the architectural parameter σ relates area to performance (as F∝A-1/σ) for a particular scal-
able organization, normalized to a baseline configuration.  On the other hand, the analysis does 
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indicate that mesh-connected topologies of the type studied here will exhibit much the same area-
performance tradeoffs as conventional organizations (i.e., the same range of σ). 
The parameter σ is often taken to be a measure of the quality of a design.  The higher the value of 
σ, the more serial a particular architecture is, and therefore the harder it will be to find a suitable 
tradeoff between area and power.  The main impacts on σ in this work have been the growth of 
interconnection capacitance and the issue of threshold variability.  The analysis shows that the 
overall impact of variability on the target operating frequency and voltage will not be as great as 
might be expected.  For example, a worse-case +25% shift in VTH will move the target frequency 
scaling by less than 10%.  This sort of figure is well within the range that can be reclaimed at the 
architectural level. 
Mesh-connected organizations automatically constrain the interconnect capacitance to a minimum 
value set primarily by the gate technology and the cell geometry (fanout), and therefore will at 
least partially compensate for the poor current drive behavior of end-of-roadmap technologies 
such as thin-body Schottky-barrier transistors.  Performance (frequency) will continue to improve 
simply from reductions in gate capacitance and increasingly ballistic operation at future technol-
ogy nodes and it will be possible to exchange some or all of this improvement for constant power 
or energy. 
Ultimately, low-power/energy operation will require careful design at multiple levels of abstrac-
tion: for example, by using intrinsically low-leakage device technology, using localized asyn-
chronous circuits to minimize the number of switching events per cycle while simultaneously 
exploiting area to implement highly parallel (i.e., low σ) versions of the particular algorithm.  
Taken together, these techniques will support reductions in operating voltage and frequency, 
allowing performance to be traded for power and/or energy in a controlled manner.  Thus, given 
that these operating points may be set as required, locally-connected reconfigurable logic arrays 
of the type studied in this thesis represent scalable, low-power building blocks that will be well 
suited to future nanoscale computer architecture. 
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6.3 Summary of the Scalability Analysis Methodology 
This section provides a short summary of the scalability analysis methodology developed in 
Chapter 4 and demonstrated in Chapter 5.  The intention is to illustrate the technique of applying 
the model to the analysis of a real system.  The overall power scaling function was shown in 
(4.44), which is reproduced below: 
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It can be seen that this power scaling model is based on three main parameters: an architectural 
parameter σ that links overall performance (operating frequency) to area, two terms that relate 
current to supply voltage (V) for a particular technology and design style, incorporating contribu-
tions from drive current: 1
1
βχ β
+
=
−
 and subthreshold current: 1'
1
ηχ β
+
=
−
, and finally a parameter 
(γ) that models the effect of capacitance scaling with area.  Where the analysis is undertaken at a 
fixed technology node, γ can be set to zero so that the terms Aγχ  and 'Aγχ → 1. 
The values of χ and χ’ would typically be obtained from small–scale SPICE simulations of repre-
sentative devices.  The initial (pre-analysis) design choices will encompass a choice of implemen-
tation technology, or desired sequence of technologies (e.g., drawn from the ITRS), a representa-
tive set of circuit designs and the desired range of supply voltage scaling values (potentially, also 
derived from the ITRS).  The representative circuits chosen would need to be no more complex 
than a single–bit arithmetic function or flip-flop, which are amenable to rapid SPICE simulation.  
The requirement is to determine the average propagation delay (τ) and leakage current across the 
expected range of supply voltage (V) and threshold (VTH).  The parameter β can be determined 
from DDD
CVI V β
τ
= ∝  while η is obtained directly from the average value of .SUBI V η∝   In both 
cases, the exponent can be most easily determined by a curve fitting process relating V to ID or 
ISUB via simple power-law functions as shown previously (e.g., Figure 102).  The ratio SUB
D
I
I
 also 
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describes the power ratio PR at a given VDD. The load parameter γ will most easily be determined 
from the evolution of average gate and interconnect capacitance extracted directly from the char-
acteristics of the technology and the expected scaling of device numbers (N, ∝ A).  Where the 
technology does not change, γ =0 whereas at successive technology nodes we would expect both 
N and the average load capacitance (CL) to change together such that CL ∝ Aγ. 
The architectural parameter, σ, would be derived most efficiently from a high–level architectural 
simulator.  In this case, we are trying to reveal the relationship between performance and area in 
parallel architectures such as the examples in Chapter 5.  Those examples were derived using a 
purpose-built simulation written in VHDL-AMS, as this allowed β and η to be extracted from the 
same simulations.  However, these simple area–time relationships are actually the primary objec-
tive of virtually all architectural simulators and so these data would be readily derived using 
existing and standard EDA tools.  Again, σ can be determined by curve fitting the area–time data 
to a simple power-law function. 
In summary, it would be a fairly straightforward process for all of the necessary parameters to be 
made available early in the design cycle, so that the model as presented would support the effi-
cient evaluation of tradeoffs between area, performance and power in a range of digital circuits.  It 
should be noted, however, that because of some of the simplifying assumptions made, the model 
is most particularly applicable to circuits that exhibit the type of extreme regularity shown by the 
array developed in Chapter 3. 
6.4 Summary of Contributions 
The work reported in this dissertation has resulted in the following specific contributions:   
• The demonstration, by TCAD simulation, that ultra-thin body, double-gated fully de-
pleted Schottky barrier SOI transistors will support a low-overhead reconfigurable com-
puting platform. 
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• The specification and analysis of a regular, adjacent-connected array based on the TBFD-
SBSOI devices, firstly by low-level TCAD and SPICE simulation and then via a register 
transfer level (RTL) simulation using behavioral models derived from the previous 
TCAD and SPICE work. 
• A demonstration via high level simulation that the resulting 6x6 LUT array is equivalent 
to more complex FPGA-like organizations and will support power-scalable reconfigur-
able systems. 
• The development of a new analytic approach to power and energy vs. area based on a tra-
ditional architectural complexity metric of the form ATσ = K.  This defines the limits on 
the area-performance tradeoffs for architectures that will support massive area scaling. 
• The verification by simulation that architectures mapped to the LUT array may be de-
scribed by the analytic relationship developed between area and power/energy, and that 
this will predict their ultimate scalability. 
6.5 Proposed Future Research 
Achieving low-power operation using the double gate threshold technique proposed here would 
be especially applicable in cases where circuit activity can be easily detected, such as spatial 
computing architectures based on connected asynchronous operators that exhibit only localized 
communication.  Previous work on the application of variable threshold techniques has tended to 
focus on the static assignment of the high and low threshold devices within the circuit.  However, 
as activity in an asynchronous architecture is typically controlled by handshaking signals at the 
interface between operators, it would be straightforward to determine when a particular part of the 
system is active.  Thus, it is an obvious strategy to use these signals to dynamically adjust the 
threshold according to the state of the circuits (active or inactive), especially given that double-
gate circuits of the type analysed here can switch between high and low power modes at circuit 
speeds.  It would be useful to examine both the dynamic and static behavior of memory circuits as 
well as more complex circuits compiled directly from high level language. 
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Although the move towards nanoscale dimensions has resulted in a renewed interest in spatial 
computing models, it is not yet clear whether these will be directly applicable to domains such as 
embedded computing, in which the key drivers are chip cost and power.  It was observed in 
Chapter 2 that fewer than 15% of the instructions generated by a compiler for a standard ISA 
might be expected to appear as structures in a compiled spatial architecture, with the remainder 
representing communication channels between operators.  Organizations such as Globally Asyn-
chronous, Locally Synchronous (GALS) appear to offer a simple, locally connected framework 
that may support the efficient mapping of general-purpose code onto spatial architectures.  As the 
reconfigurable platform developed in this work will directly support the alternative instantiation 
of small asynchronous state machines and/or interconnect, compiled code mapped to this platform 
using a GALS framework may turn out to be particularly area-efficient.  Further research is 
needed to determine if this is, indeed, the case, and to evaluate the impact of the interconnection 
cost in systems such as this. 
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Example input deck for TCAD Simulation of thin-body double-gate Schottky nMOS device. 
go atlas 
TITLE SOI device simulation 
# This simulates a L=5nm thin-body, double-gate MOSFET device  
# with Schottky barrier source and drain.  Its loosely based on a  
# combination of Guo & Lundstrom's ultimate 10nm device and  
# Saitoh metal gate device. 
# 
# The device comprises a 5nm thick x 20nm long channel of i-Si on 40nm BOX 
# over a Si substrate.  Two gates are set into SiO2 (which forms the  
# gate insulator as well.  Tox (gate) = 1.5nm. 
# 
mesh space.mult=1.0 
#  
x.mesh loc=0.00     spac=0.005 
x.mesh loc=0.014   spac=0.002 
x.mesh loc=0.020   spac=0.0001 
x.mesh loc=0.030   spac=0.005 
x.mesh loc=0.040   spac=0.0001 
x.mesh loc=0.046   spac=0.002 
x.mesh loc=0.060   spac=0.005 
# 
y.mesh loc=-0.0015   spac=0.00025 
y.mesh loc=0.0065   spac=0.00025 
y.mesh loc=0.010    spac=0.005 
y.mesh loc=0.04      spac=0.015 
# 
eliminate columns y.min=0.02 
# first place the oxide and channel regions 
region      num=1 y.max=0.04  oxide  
region      num=2 y.min=0  y.max=0.005 silicon 
# 
# the electrodes 
# #1=front (control) gate; #2=back gate;#3=source;#4=drain #5=substrate 
electrode     name=cgate   num=1 x.min=0.020 x.max=0.040 y.min=-0.0015 y.max=-
0.0015  
electrode     name=pgate   num=2 x.min=0.020 x.max=0.040 y.min=0.0065 
y.max=0.0065 
electrode     name=source  num=3 x.min=0.0  x.max=0.020  y.min=0.0 y.max=0.005 
electrode     name=drain    num=4 x.min=0.040 x.max=0.060 y.min=0.0 y.max=0.005  
electrode     substrate 
# 
# now specify the physical attributes of these electrode - in particular the 
metallic workfunctions 
# we are simulating a silicide schottky device;  
# source and drain will be erbium silicide erSi2 (workfun=0.28V above n-Si) 
# workfun=Aff+dWf = 4.17+0.28 = 4.45 for n-type 
# gate materials: Au/Cr - wf=4.7; p.poly - wf=5.06 
#I've fiddled with these WF values to get Vth=0.25V (approx)  
contact number=1 workfun=4.45 
contact number=2 workfun=4.45 
contact number=3 workfun=4.25 
contact number=4 workfun=4.25 
# 
# region 2 is the intrinsic silicon channel 
# Background doping set to 10^15cm^3 for convenience 
doping       uniform conc=1e15 p.type  region=2 
# 
save outf=DG_5nm-1.5nmSOI_erSi_SD.str 
tonyplot DG_5nm-1.5nmSOI_erSi_SD.str 
# set interface charge separately on front and back oxide interfaces 
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# 
Interf  qf=3e10 y.max=0 
Interf  qf=1e11 y.min=0.005 
# 
# select models 
models MOS  
# 
# 
method gummel newton   gum.init=5 trap  
 
solve init 
# now look at threshold shift Vd=1V;  
# #1=cgate; #2=pgate; #3=source;#4=drain 
# set drain to 1V and back gate to 0 
# compute the threshiold voltage - tie cgate to drain for this part i.e. Vgd=0 
#solve    v2=0.0 electr=2 
#log       outf=DG5nm-1.5nm_erSiSD_Vbg_0.0.log master 
#solve     v1=0.05 vstep=0.05  vfinal=1.0 electr=1 
#log off 
#extract init infile="DG5nm-1.5nm_erSiSD_Vbg_0.0.log" 
#extract name="subvt" \ 
#        1.0/slope(maxslope(curve(v."cgate",log10(abs(i."drain"))))) 
#extract name="vt" (xintercept(maxslope(curve(v."cgate",abs(i."drain"))))) 
# 
solve    v4=0.1 vstep=0.2 vfinal=1 elect=4 
#now ramp back gate to -1.2 
solve     v2=0.0 vstep=-0.1 vfinal=-1.2 electr=2 
# 
#start logging the Id/Vg result for various back gate values 
log       outf=DG5nm-1.5nm_erSiSD_Vbg-1.2.log master 
solve     v1=-0.1 vstep=0.05  vfinal=1.0 electr=1 
log off 
solve    v2=-1.0 electr=2 
log       outf=DG5nm-1.5nm_erSiSD_Vbg-1.0.log master 
solve     v1=1.0 vstep=-0.05  vfinal=-0.1 electr=1 
log  off 
solve    v2=-0.8 electr=2 
log       outf=DG5nm-1.5nm_erSiSD_Vbg-0.8.log master 
solve     v1=-0.1 vstep=0.05  vfinal=1.0 electr=1 
log off 
solve    v2=-0.6 electr=2 
log       outf=DG5nm-1.5nm_erSiSD_Vbg-0.6.log master 
solve    v1=1.0 vstep=-0.05  vfinal=-0.1 electr=1 
log off 
solve    v2=-0.4 electr=2 
log       outf=DG5nm-1.5nm_erSiSD_Vbg-0.4.log master 
solve     v1=-0.1 vstep=0.05  vfinal=1.0 electr=1 
log off 
solve    v2=-0.2 electr=2 
log       outf=DG5nm-1.5nm_erSiSD_Vbg-0.2.log master 
solve    v1=1.0 vstep=-0.05  vfinal=-0.1 electr=1 
log off 
solve    v2=0.0 electr=2 
log       outf=DG5nm-1.5nm_erSiSD_Vbg_0.0.log master 
solve     v1=-0.1 vstep=0.05  vfinal=1.0 electr=1 
log off 
solve    v2=0.2 electr=2 
log       outf=DG5nm-1.5nm_erSiSD_Vbg_0.2.log master 
solve    v1=1.0 vstep=-0.05  vfinal=-0.1 electr=1 
log off 
solve    v2=0.4 electr=2 
log       outf=DG5nm-1.5nm_erSiSD_Vbg_0.4.log master 
solve     v1=-0.1 vstep=0.05  vfinal=1.0 electr=1 
log off 
quit 
 Appendix B: SPICE Input Decks  225 
Appendix B: SPICE Input Decks 
Simulation Deck for  Figure 56 
* dc vin-vo characteristics of a nand gate formed from fd/soi n/pmos devices 
* modified 18-09-02 9:00pm 
* transistor size n=120nm p=100nm x 1um 
* floating body 
* we are using the characteristics of thin-body dual-gate FET devices 
* to simulate the interaction of the back and front gates. 
* In this case, the configuration is a 6-input NOR gate which we are 
* exploring to see if it can form the basis of a reconfigurable 
* cell for something like an FPGA. 
* The idea is that the back-gate biases establish the threshold voltages 
* for the front-gate, thereby allowing the logic mesh to be configured to 
* perform a particular logic function. 
 
.width in=120 out=120 
 
vgf1    1  0   dc 0.0 pulse (0 1.0    10p 50p 50p 3n 6n) 
vgf2    2  0   dc 0.0 pulse (0 1.0   200p 50p 50p 3n 6n) 
vgf3    3  0   dc 0.0 pulse (0 1.0   400p 50p 50p 3n 6n) 
vgf4    4  0   dc 0.0 pulse (0 1.0   600p 50p 50p 3n 6n) 
vgf5    5  0   dc 0.0 pulse (0 1.0   800p 50p 50p 3n 6n) 
vgf6    6  0   dc 0.0 pulse (0 1.0  1000p 50p 50p 3n 6n) 
vgf8    8  0   dc 0.0 pulse (1.0 0     1n 50p 50p 2n 6n) 
vgf9    9  0   dc 0.0 pulse (1.0 0   1.5n 50p 50p 0.5n 6n) 
* these are the back-gate biases that set up the logic conditions 
* 0 is normal logic bias, -2/+2 sets nMOS off, pMOS off, +1/0 =vice versa 
vgb1  91  0   dc 2 
vgb2  92  0   dc 1 
vgb3  93  0   dc 0 
vgb4  94  0   dc -1 
vgd5  95  0   dc -2 
 
vds   7  0   dc 1 
vdum1 7 17   dc 0 
 
*six input NOR gate structure 
.SUBCKT 6NOR A B C D E F Z VDD 
+ BN1 BN2 BN3 BN4 BN5 BN6 
+ BP1 BP2 BP3 BP4 BP5 BP6 
mp1  1 A VDD BP1 sem05p w=600n l=200n ad=0.4p as=0.4p 
mp2  2 B   1 BP2 sem05p w=600n l=200n ad=0.4p as=0.4p 
mp3  3 C   2 BP3 sem05p w=600n l=200n ad=0.4p as=0.4p 
mp4  4 D   3 BP4 sem05p w=600n l=200n ad=0.4p as=0.4p 
mp5  5 E   4 BP5 sem05p w=600n l=200n ad=0.4p as=0.4p 
mp6  Z F   5 BP6 sem05p w=600n l=200n ad=0.4p as=0.4p 
* 
mn1  Z A  0 BN1 sem05n w=200n l=200n ad=0.4p as=0.4p 
mn2  Z B  0 BN2 sem05n w=200n l=200n ad=0.4p as=0.4p 
mn3  Z C  0 BN3 sem05n w=200n l=200n ad=0.4p as=0.4p 
mn4  Z D  0 BN4 sem05n w=200n l=200n ad=0.4p as=0.4p 
mn5  Z E  0 BN5 sem05n w=200n l=200n ad=0.4p as=0.4p 
mn6  Z F  0 BN6 sem05n w=200n l=200n ad=0.4p as=0.4p 
* 
.ENDS 
 
.SUBCKT NOT A Z VDD BN1 BP1 
mp1  Z A VDD BP1 sem05p w=200n l=200n ad=0.4p as=0.4p 
mn1  Z A 0   BN1 sem05n w=200n l=200n ad=0.4p as=0.4p 
.ENDS 
 
X1 1 2 3 4 5 6 25 17 
+93 93 93 93 93 93 
+92 92 92 92 92 92 6NOR 
* this cell is used as a load for the first 
X2 25 25 25 25 25 25 26 17 
+93 93 93 93 93 93 
+92 92 92 92 92 92 6NOR 
* and this one is a model of an interconnect 
*line over an adjacent cell - the load is the 
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*sources and drain capacitances see by the output of the driving cell 
* back gates off, input held high (worse case?) 
X3 8 29 17 93 92 NOT 
X4 9 9 9 9 9 9 28 17 
+95 95 95 95 95 95 
+91 91 91 91 91 91 6NOR 
R1 29 28 5K 
C1 28 0 0.1e-16 ic=1.0 
 
* this cell is used as a load for the interconnect line 
X5 28 30 17 93 92 NOT 
 
.option acct list node nopage reltol=3e-4 numdgt=4 itl1=1e3 
+  gmin=1e-20 abstol=1e-15 chgtol=1e-15 vntol=1e-6 pivtol=1e-24 
+  method=gear maxord=2 
 
.op 
.tran 50p 5n 
.print tran v(1) v(6) v(8) v(25) v(28) v(29) 
*.print tran i(vdum1) 
 
* note: nfdmod=0 is not recognised 
.model sem05n nmos level=10 selft=0 
+  toxf=1.5n 
+  toxb=2n 
+  nsub=1e15 
+  ngate=1e20 
+  nds=1e20 
+  tb=5n 
+  nbody=1e16 
+  lldd=0 nldd=1e20 
+  dl=0.0 
+  dw=0.0 
+  nqff=2e10 
+  nqfb=1e11 
+  nqfsw=1e11 
+  qm=0 
+  uo=100.0 
+  theta=1.0e-6 
+  vsat=2.0e7 
+  vo=0.0 
+  alpha=0 
+  beta=0 
+  bgidl=4.0e9 
+  gamma=1.0 kappa=1.0 
+  jro=9.0e-11 
+  m=1.5 
+  ldiff=1e-7 
+  seff=2e4 
+  cgfdo=0.27e-9 
+  cgfso=0.27e-9 
+  cgfbo=0.0 
+  rd=120e-6 
+  rs=120e-6 
+  fnk=3.0e-27 
+  fna=1.0 
+  rhob=30k 
+  wkf=-0.9 wkb=-0.9 
+  tpg=1.0 
+  tps=-1.0 
 
.model sem05p pmos level=10 selft=0 
+  toxf=1.5n 
+  toxb=3n 
+  nsub=1e13 
+  ngate=1e19 
+  nds=1e19 
+  tb=7.5n 
+  nbody=1e16 
+  lldd=0 nldd=1e20 
+  dl=0 
+  dw=0 
+  nqff=-1e10 
+  nqfb=-1e11 
+  nqfsw=0 
+  qm=0 
+  uo=175 
+  theta=1.0e-6 
+  vsat=6.0e6 
+  vo=0.0 
+  alpha=2.45e6 
+  beta=1.92e6 
+  bgidl=4.0e9 
+  gamma=1.0 kappa=1.0 
+  jro=9.0e-11 
+  m=1.5 
+  ldiff=1e-7 
+  seff=2e4 
+  cgfdo=0.27e-9 
+  cgfso=0.27e-9 
+  cgfbo=0.0 
+  rd=80e-6 
+  rs=80e-6 
+  fnk=3.0e-27 
+  fna=1.0 
+  rhob=30k 
+  wkf=0.9 wkb=0.9 
+  rhob=30e3 
+  tpg=1.0 
+  tps=-1.0 
 
.end 
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Simulation Deck for  Figure 58 
* dc vin-vo characteristics of a nand gate formed from fd/soi n/pmos devices 
* modified 03-01-03 
* floating body 
* we are using the characteristics of thin-body dual-gate FET devices 
* to simulate the interaction of the back and front gates. 
* In this case, the configuration is a 6-input NAND gate which we are 
* exploring to see if it can form the basis of a reconfigurable 
* cell for something like an FPGA. 
* The idea is that the back-gate biases establish the threshold voltages 
* for the front-gate, thereby allowing the logic mesh to be configured to 
* perform a particular logic function. 
* The DG transistors have been arranged into a 6x6 array that will be used to 
* experiment with various DFF circuits. 
* 
.width in=120 out=120 
 
v-din   1  0   dc 0 pulse (0 1   10p 20p 20p 1.5n 3n) 
v-clk   2  0   dc 0 pulse (0 1   1.2n 20p 20p 600p 1.5n) 
v-nclk  3  0   dc 1 pulse (1 0   1.2n 20p 20p 600p 1.5n) 
v-nrst  4  0   dc 1 pulse (0 1   600p 20p 20p   4n 4n) 
v5      5  0   dc 1 
v6      6  0   dc 1 
 
* these are the back-gate biases that set up the logic conditions 
* 0 is normal logic bias, -2 sets nMOS off/pMOS on, +2 vice versa 
vgb1  91  0   dc -2 
vgb2  92  0   dc 0 
vgb3  93  0   dc 2 
* 
vds   7  0   dc 1 
vdum1 7 17   dc 0 
 
* body contact not specified => floating 
* six input NAND gate structure 
* 
.SUBCKT 6NAND A B C D E F Z VDD B1 B2 B3 B4 B5 B6 
mp1  Z A VDD B1 sem12p l =0.2u w =0.32u 
mp2  Z B VDD B2 sem12p l =0.2u w =0.32u 
mp3  Z C VDD B3 sem12p l =0.2u w =0.32u 
mp4  Z D VDD B4 sem12p l =0.2u w =0.32u 
mp5  Z E VDD B5 sem12p l =0.2u w =0.32u 
mp6  Z F VDD B6 sem12p l =0.2u w =0.32u 
* 
mn1   Z A  1 B1 sem12n l =0.12u w =0.2u 
mn2   1 B  2 B2 sem12n l =0.12u w =0.2u 
mn3   2 C  3 B3 sem12n l =0.12u w =0.2u 
mn4   3 D  4 B4 sem12n l =0.12u w =0.2u 
mn5   4 E  5 B5 sem12n l =0.12u w =0.2u 
mn6   5 F  0 B6 sem12n l =0.12u w =0.2u 
.ENDS 
* 
.SUBCKT 6X6NAND A B C D E F VDD O1 O2 O3 O4 O5 O6 
+ B11 B12 B13 B14 B15 B16 
+ B21 B22 B23 B24 B25 B26 
+ B31 B32 B33 B34 B35 B36 
+ B41 B42 B43 B44 B45 B46 
+ B51 B52 B53 B54 B55 B56 
+ B61 B62 B63 B64 B65 B66 
* 
X1 A B C D E F O1 VDD B11 B12 B13 B14 B15 B16 6NAND 
X2 A B C D E F O2 VDD B21 B22 B23 B24 B25 B26 6NAND 
X3 A B C D E F O3 VDD B31 B32 B33 B34 B35 B36 6NAND 
X4 A B C D E F O4 VDD B41 B42 B43 B44 B45 B46 6NAND 
X5 A B C D E F O5 VDD B51 B52 B53 B54 B55 B56 6NAND 
X6 A B C D E F O6 VDD B61 B62 B63 B64 B65 B66 6NAND 
.ENDS 
* 
* instantiate two adjacent 6x6 blocks and connect them up to form a +ve edge dff 
* Q1 = /(/(Q1./clk) . /(Q0.clk) . /(Q1.Q0) 
* Q0 = /(/(Din./clk) . /(Q0.clk) + /(Q0.Din) 
* 1=Din, 2=clk, 3=nclk (i.e. not clock) 4 not reset, 5=Q1, 6=Q0 
* 25=nclk.nr.Q1, 26=clk.nr.Q0, 27=nr.Q1.Q0, 
* 28=Din.nclk.nr, 29=Din.nr.Q0 
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* 35=Q0; 36=Q1=Q(out); 
* remember that a connection to node 93 turns a line off, to 92=logic active 
* 
X11 1 2 3 4 36 35 17 25 26 27 28 29 30 
+ 93 93 92 92 92 93 
+ 93 92 93 92 93 92 
+ 93 93 93 92 92 92 
+ 92 93 92 92 93 93 
+ 92 93 93 92 93 92 
+ 93 93 93 93 93 93 6X6NAND 
X12 25 26 27 28 29 30 17 35 36 37 38 39 40 
+ 93 92 93 92 92 93 
+ 92 92 92 93 93 93 
+ 93 93 93 93 93 93 
+ 93 93 93 93 93 93 
+ 93 93 93 93 93 93 
+ 93 93 93 93 93 93 6X6NAND 
* 
* 
.IC v(25)=0 v(26)=0 v(27)=0 v(28)=0 v(29)=0 v(30)=0 
+   v(35)=0 v(36)=0 v(37)=0 v(38)=0 v(39)=0 v(40)=0 
.op 
* 
.tran 100p 5n 
.print tran v(1) v(2) v(3) v(4) v(35) v(36) 
*.print tran i(vdum1) 
 
.option acct list node nopage numdgt=4 itl1=5e2 itl2=50 itl4=20 
+ gmin=1e-12 abstol=1e-8 vntol=1e-6 pivtol=1e-14 
+ method=gear maxord=2 reltol=5e-4 stepgmin 
* note: nfdmod=0 is not recognised 
 
.model sem12n nmos level=10 selft=0 body=0 
 
+  nqfsw=1e11 
+  qm=0.4 
+  ngate=1e20 
+  bgidl=4.0e9 
+  fna=1.0 
+  fnk=3.0e-27 
+  lldd=0.0 nldd=1e20 
+  gamma=1 kappa=1 
+  rhob=30k 
+  toxf=0.002u 
+  toxb=0.003u 
+  nqff=2e10 
+  nqfb=1e11 
+  nsub=1e16 
+  tb=5n 
+  nbody=1e10 
+  uo=600.0 
+  theta=1.0e-6 
+  vsat=6.0e6 
+  vo=0.2 
+  tps=1.0 
+  tpg=1.0 
+  nds=5e19 
+  alpha=2.45e6 
+  beta=1.92e6 
+  cgfdo=0.27e-9 
+  cgfso=0.27e-9 
+  rd=120e-6 
+  rs=120e-6 
+  dl=0.04u 
+  jro=9.0e-11 
+  m=1.5 
+  seff=2e4 
+  ldiff=1e-7 
 
.model sem12p pmos level=10 selft=0 body=0 
+  toxf=2n 
+  toxb=3n 
+  nsub=1e15 
+  ngate=1e20 
+  nds=1e20 
+  tb=5n 
+  nbody=1e10 
+  lldd=0 nldd=1e20 
+  dl=0.004u 
+  dw=0.0 
+  nqff=-2e10 
+  nqfb=-1e11 
+  nqfsw=-1e11 
+  qm=0.4 
+  uo=200.0 
+  theta=1.0e-6 
+  vsat=6.0e6 
+  vo=0.0 
+  alpha=2.45e6 
+  beta=1.92e6 
+  bgidl=4.0e9 
+  gamma=1.0 kappa=1.0 
+  jro=9.0e-11 
+  m=1.5 
+  ldiff=1e-7 
+  seff=2e4 
+  cgfdo=0.27e-9 
+  cgfso=0.27e-9 
+  cgfbo=0.0 
+  rd=120e-6 
+  rs=120e-6 
+  fnk=3.0e-27 
+  fna=1.0 
+  rhob=30k 
+  tps=-1.0 
+  tpg=1.0 
 
.end 
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Appendix C: VHDL-AMS 6-NOR Adder 
Description 
VHDL-AMS description of an adder formed from 2x 6NOR reconfigurable blocks. 
library IEEE; 
use ieee.std_logic_1164.all; 
use ieee.math_real.all; 
library IEEE_PROPOSED; 
use ieee_proposed.electrical_systems.all; 
library MGC_AMS; 
use MGC_AMS.conversion.all; 
library arithmetic; 
use arithmetic.std_logic_arith.all; 
 
entity fn_6NOR_adder is 
 generic(Wp: real := 3.0; 
 Wn: real := 1.0);--these are W/L 
  port(terminal Vd: electrical; 
   signal V, alpha, Vth, CSqr: in real; 
   signal inp: in std_logic_vector(5 downto 0); 
    signal outp: out std_logic_vector(5 downto 0)); 
end entity fn_6NOR_adder; 
 
architecture behavior of fn_6NOR_adder is 
 
constant PHYS_K: real := 1.380_6503e-23; 
constant PHYS_Q:real := 1.602_176_462e-19; 
constant TempC: real := 27.0;-- Ambient Temperature [Degrees] 
constant TempK: real:= 273.0 + TempC;--Temperature [Kelvin]  
constant vt: real:= PHYS_K*TempK/PHYS_Q;  -- Thermal Voltage 
constant oneon_nvt: real := 1.0/(1.74*Vt);--S=100mV/dec 
constant K1: real := 1.0e-10; --delay scaling factor 
constant K2: real := 1.0e-6; -- isub scaling factor 
--these are the output lines from block 0 
signal L: std_logic_vector(4 downto 0) := (others=>'0');  
signal Ao: std_logic_vector(5 downto 0) := (others=>'0'); 
 
quantity Vdd across Idd through Vd to electrical_ref; 
signal delay: real := 0.0; 
signal iddL: real_vector(4 downto 0) := (others=>0.0); 
signal iddO: real_vector(3 downto 0) := (others=>0.0); 
signal iddt: real := 0.0; 
 
begin 
--Functional simulation of a 1-bit full adder  
-- formed from two 6NOR blocks 
--the delay is a function of supply, threshold and alpha  
--ain  0 1 2 3 4 5 
--  Cin  /Cin A /A B /B 
--aout 0 1 2 3 4 5 
--  Co  /Co X X S /S 
------------------------------------------------------------------- 
delay <= K1*Csqr*V/((V-Vth)**alpha); 
--/(/A+/B+/C)  
L(0) <= not(inp(3) or inp(5) or inp(1)) after real2time(delay); 
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--/(A+B+/C)  
L(1) <= not(inp(2) or inp(4) or inp(1)) after real2time(delay); 
--/(A+/B+C)  
L(2) <= not(inp(2) or inp(5) or inp(0)) after real2time(delay); 
--/(/A+B+C)  
L(3) <= not(inp(3) or inp(4) or inp(0)) after real2time(delay); 
--/(A+B+C)  
L(4) <= not(inp(2) or inp(5) or inp(0)) after real2time(delay); 
--Co 
Ao(0) <= not(L(1) or L(2) or L(3) or L(4)) after real2time(delay); 
--/Co 
Ao(1) <= L(1) or L(2) or L(3) or L(4) after real2time(delay); 
Ao(2) <= '1';--unused   Ao(3) <= '1';--unused 
--S 
Ao(4) <= L(0) or L(1) or L(2) or L(3) after real2time(delay); 
--/S 
Ao(5) <= not(L(0) or L(1) or L(2) or L(3)) after real2time(delay); 
-------------------------------------------------------------------- 
-- and, finally, the subthreshold current 
-- this simple model assumes that each intermediate  
-- line (L) and output line contributes to Idd weighted by the number of 
-- cells back-gated on.  The off cells are assumed to make insignificant 
-- Idd contribution.  There are 3 cells gated on for each L and 4  
-- on each output line. 
 
with L(0) select  
iddL(0) <= 3.0*Wn*K2*exp(-Vth*oneon_nvt) when '1',  
K2*Wp*exp(-Vth*oneon_nvt) when others;  
with L(1) select  
iddL(1) <= 3.0*Wn*K2*exp(-Vth*oneon_nvt) when '1',  
K2*Wp*exp(-Vth*oneon_nvt) when others; 
with L(2) select  
iddL(2) <= 3.0*Wn*K2*exp(-Vth*oneon_nvt) when '1',  
K2*Wp*exp(-Vth*oneon_nvt) when others; 
with L(3) select  
iddL(3) <= 3.0*Wn*K2*exp(-Vth*oneon_nvt) when '1', 
K2*Wp*exp(-Vth*oneon_nvt) when others; 
with L(4) select  
iddL(4) <= 3.0*Wn*K2*exp(-Vth*oneon_nvt) when '1',  
K2*Wp*exp(-Vth*oneon_nvt) when others; 
with Ao(0) select  
iddO(0) <= 3.0*Wn*K2*exp(-Vth*oneon_nvt) when '1',  
K2*Wp*exp(-Vth*oneon_nvt) when others; 
with Ao(1) select  
iddO(1) <= 3.0*Wn*K2*exp(-Vth*oneon_nvt) when '1',  
K2*Wp*exp(-Vth*oneon_nvt) when others; 
with Ao(4) select  
iddO(2) <= 3.0*Wn*K2*exp(-Vth*oneon_nvt) when '1',  
K2*Wp*exp(-Vth*oneon_nvt) when others; 
with Ao(5) select  
iddO(3) <= 3.0*Wn*K2*exp(-Vth*oneon_nvt) when '1',  
K2*Wp*exp(-Vth*oneon_nvt) when others; 
 
iddt <= iddL(0)+iddL(1)+iddL(2)+iddL(3)+iddL(4)+iddO(0)+ 
iddO(1)+iddO(2)+iddO(3); 
outp<=Ao; 
idd == iddt'ramp; 
end behavior; 
 
